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SUMMARY
The objective of this dissertation is to classify the opportunities, advantages,
and limits of novel interconnects for post-CMOS logic that can augment or eventually
replace the CMOS logic. Post-CMOS devices are envisaged on the idea of using state
variables other than the electron charge to store and manipulate information. In the
first component of the thesis, a comprehensive analysis of the performance and the
energy dissipation of novel logic based on various state variables is conducted, and it
is demonstrated that the interconnects will continue to be a major challenge even for
post-CMOS logic.
The second component of the thesis is focused on the analysis of the interconnec-
tion aspects of spin-based logic. This research goal is accomplished through the devel-
opment of physically-based models of spin-transport parameters for various metallic,
semiconducting, and graphene nanoribbon interconnects by incorporating the impact
of size effects for narrow cross-sectional dimensions of all-spin logic devices. Due to
the generic nature of the models, they can be used in the analysis of spin-based devices
to study their functionality and performance more accurately. The compact nature
of the models allows them to be easily embedded into the developing CAD tools for
spintronic logic. These models then provide the foundation for (i) analyzing the spin
injection and transport efficiency in an all-spin logic circuit with various interconnect
materials, and (ii) estimating the repeater-insertion requirements in all-spin logic, and
(iii) estimating the maximum circuit size for all-spin logic. The research is crucial
in pinpointing the implications of the physical limits of novel interconnects at the





The revolutionary growth of the silicon-based semiconductor industry has been sup-
ported by an increase in the binary information throughput resulting from the dimen-
sional scaling of transistors on the microprocessor. Binary information throughput
is a measure of the computation capability on the device level and is given as the
number of transitions occurring per second per unit area in a microprocessor. How-
ever, dimensional scaling of devices is accompanied with an increase in the energy
dissipation of the microprocessor. This increase in the energy dissipation of the mi-
croprocessor is expected to ultimately limit the extension of Moore’s Law beyond
the technology year 2024 [1]. Using materials other than silicon to implement field-
effect transistors (FETs) will likely provide one-time performance gains, but these new
FETs are expected to be limited by the same scaling laws that govern silicon FETs
in complementary metal-oxide-semiconductor (CMOS) microprocessors [23]. Hence,
alternative technologies, particularly those that use state variables other than the
electronic charge, are highly desired. Some examples of novel state variables that are
currently being investigated for post-CMOS devices include the electron spin, pseu-
dospin in graphene, phonons, plasmons, magnetic-domain walls, and photons [68].
Novel devices must be able to communicate their new state variables in a fast and
energy-efficient way at least at the local level of interconnections. Otherwise, the en-
ergy and circuit-area overhead needed for signal conversion would be prohibitive for
the new technology. The search for promising novel state variables must, therefore,
take communication into account. The aim of this research is to obtain comprehensive
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physical models of the performance and the energy dissipation of novel interconnects
for post-CMOS devices and to assess the implications of the physical limits of novel
interconnects at the device, circuit, and architecture levels.
In this chapter, the primary background for this research project is presented.
First, the impact of geometrical scaling of on-chip components (transistors and in-
terconnects) on the performance and the energy dissipation of CMOS technology is
reviewed. Second, an overview of the various novel state variables that are currently
being explored by researchers is presented. Finally, the specific tasks undertaken in
this research are described.
1.2 CMOS Technology
The semiconducting material silicon forms the heart of the current CMOS technology.
Over the last four decades, the productivity of the silicon technology has increased
by a factor of more than a billion [10]. This growth in the silicon technology was
made possible by a steady reduction in the feature size, which helps to pack more
functionality per cost in a microprocessor. Today, the silicon-based semiconductor
industry is approximately a $270 billion market [10]. This exponential growth of the
semiconductor industry was first pointed out by Dr. Gordon Moore. In 1965, Dr.
Gordon Moore observed that the computing power of a microprocessor doubled every
18-24 months, and this observation later became known as Moore’s Law [151]. In
essence, Moore’s Law is an economic law that serves to guide long-term planning and
to set targets for research and development in the semiconductor industry. However,
quantum-mechanical laws dictate that there are fundamental challenges associated
with scaling on-chip components to below 10 nm [179]. Hence, a revolutionary in-
novation in semiconductor technology would be needed to sustain Moore’s law for
advanced technology nodes below 10 nm [1], [10].
In the next subsections, a review of the advantages and challenges of scaling
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on-chip components in the CMOS technology is presented. The projections on the
electrical parameters (resistance and capacitance) of devices and interconnects for
future technology nodes have been taken from the International Technology Roadmap
for Semiconductors (ITRS). The ITRS projections represent the consensus among
semiconductor experts on the “best current estimate" of the research and development
needs of the industry.
1.2.1 Geometrical scaling of CMOS transistors
The direct advantage of technology scaling is the improvement in the performance
of transistors resulting from the increase in gate-control of the transistor channel.
However, as transistor dimensions are scaled below 100 nm, many short-channel ef-
fects begin to diminish the improvement in the transistor speed. The dimensional
scaling of transistors on a microprocessor is plagued with several challenges, such as
the quantum mechanical tunneling through the gate oxide, the drain-induced-barrier
lowering (DIBL), mobility degradation, and reliability problems [45]. However, for
transistors, once these problems are overcome, their performance improves as a result
of dimensional scaling. As seen from Figure 1, the intrinsic delay of the NFET is ex-
pected to be reduced from 0.8 ps to 0.17 ps as the technology scales from 45 nm in the
year 2010 to 7.5 nm by the year 2024. The inset plot of Figure 1 shows the dynamic
energy dissipation of switching an NFET versus the technology node. Since both the
capacitance of the transistor and the supply voltage go down with technology scaling,
the dynamic energy dissipation of the transistor decreases with technology scaling.
It is now well established that the fundamental limit of the energy dissipation of
a single binary transition in a CMOS switch is kBTln2, where kB is the Boltzmann
constant, and T is the temperature of the system [143], [246], [32]. The minimum
energy dissipation during binary switching in a CMOS transistor can be obtained by
invoking the two-well model of the switch.
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Figure 1: The intrinsic delay of NFET versus the ITRS technology year. The upper
horizontal axis shows the minimum feature size (MFS) corresponding to the particular
ITRS technology year. The inset plot shows the dynamic energy dissipation of NFET
normalized to the thermal energy versus the ITRS technology year.
The CMOS switch shown in Figure 2 has two wells representing the source and
the drain. The wells are separated by a potential barrier of height V0, which can be
modulated by an external stimulus, such as the gate bias. The two stable states of the
CMOS switch are labeled as state 1 and state 2 in the figure. Ideally, in the off-state
of the switch, the potential barrier between the two states should be high enough to
prevent spontaneous transition of the electron from one state to another, i.e., the two
states must be distinguishable. Classically, the probability of spontaneous transitions








The distinguishability between the two states is lost when the probability of error,
Πerr, exceeds 0.5. Using this condition, the minimum value of V0 between the two
stable states must be equal to kBTln2. Hence, any binary transition in the current
charge-based CMOS transistor will have a minimum energy dissipation of kBTln2.
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Figure 2: The two-well model used to describe a CMOS switch. The two stable states
of the switch are labeled as state 1 and state 2. The barrier height between the two
stable states is denoted as V0.
1.2.2 Geometrical scaling of electrical interconnects
The dimensional scaling of on-chip interconnects degrades their performance and
increases their energy dissipation relative to that of transistors. Interconnects also
add noise and jitter to signals and are a major issue for gigascale integration. The
interconnect delay problem can be explained effectively through two metrics: (i)
signal-drive distance (SDD) and (ii) clock locality (CL). SDD is defined as the distance
that a signal can travel through the interconnect in one-gate delay without using a
buffer. CL is defined as the number of gate delays in one-clock cycle and dictates
how far a signal can reach on the chip without the use of a synchronization register.
Alternately, CL can also be expressed as the length of the interconnect that can be


































where Rs and Cs are the source resistance and capacitance, respectively, rw and cw
are the per-unit-length interconnect resistance and capacitance, respectively, CL is
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the load capacitance, and fCLK is the clock frequency. Figure 3 shows the signal-drive
distance versus the ITRS technology year for two values of the channel width-to-
length ratio (W/L) of the CMOS driver: (i) W/L=1 and (ii) W/L=5. The signal-
drive distance is less than two gate pitches at W/L=5, and it degrades continually
as the technology scales from 45 nm to 7.5 nm. The inset plot of Figure 3 shows the
clock locality in terms of the interconnect length accessed in one-clock delay versus
the ITRS technology node. For W/L=5, the interconnect length accessed in one-
clock delay drops from ≈ 300 gate pitches at 45 nm technology node to ≈ 150 gate
pitches at 7.5 nm technology node. Because of the degradation in the performance of
interconnects, both SDD and CL have degraded with technology scaling.
Figure 3: The signal-drive distance normalized to the gate pitch versus ITRS technol-
ogy year for two inverter sizes: W/L=1 (minimum-sized inverter) and W/L=5 (5×
the minimum-sized inverter). The inset plot shows clock locality normalized to the
gate pitch versus ITRS technology year.
The energy dissipation in interconnects is associated with charging and discharging
of the interconnect capacitance. Although the interconnect capacitance has reduced
over the years, the energy dissipation of interconnects is still large compared to that of
transistors. The length of the electrical interconnect whose energy dissipation is equal
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to that of the CMOS transistor is plotted as a function of the ITRS technology year
in Figure 4. This figure highlights the growing disparity in the energy dissipation
of transistors and interconnects with technology scaling. It can be seen from this
figure that interconnects as short as one gate pitch consume energy equal to that of
minimum-sized transistors.





















Figure 4: The length of the interconnect whose energy dissipation is equal to that of
a CMOS inverter for two sizes of the inverter: (i)W/L=1 (minimum-sized inverter)
and (ii)W/L=5 (5× the minimum-sized inverter).
To sustain Moore’s Law beyond the 2024 technology node, less power-hungry
computational systems are required. In particular, systems that use state variables
other than electronic charge may introduce a paradigm shift and open up a new
scaling path. The quest for a new switch in nanoelectronics must be partnered with
an exploration of a suitable interconnect technology for the new logic. It is important
to evaluate the interconnection aspects of the novel technology before making major
investment into the research and development of the new technology.
1.3 Alternate State Variables
A state variable refers to the physical representation of information. In a charge-based
CMOS technology, the state variable is the electronic charge; presence or absence of
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charge is used to distinguish between the digital logic states of “1" and “0". Some
examples of promising state variables for post-CMOS technology include
• spin orientation,







Electron spin is a quantum mechanical property of the electron. Electron spin can
align in one of the two quantization directions, which are conventionally known as
spin-up and spin-down, permitting alternate representations of binary digits. Elec-
tronics using electron spin as the token of information is called spintronics. Re-
cent interest in spintronics spurred from the discovery of the giant magnetoresistance
(GMR) effect by Gruenberg and Fert in 1985 [66]. The discovery of the GMR effect
led to renewed research efforts in tunnel magnetoresistance (TMR) [150], originally
discovered at low temperatures in 1975 by M. Julliere [101]. The spin-valve effect
forms the underlying principle of the GMR and the TMR effects. A spin valve is
a magnetoelectronic device consisting of a non-magnetic layer sandwiched between
two ferromagnetic layers as shown in Figure 5. The spin-valve device changes its
resistance depending on the relative orientation of the two ferromagnetic layers [239].
In a spin valve, the magnetic orientation of the top ferromagnetic layer is pinned by
the exchange coupling with an adjacent antiferromagnetic layer. The magnetic ori-
entation of the free layer can be changed more easily upon application of a magnetic
field. In a pseudo spin valve, the asymmetry between the pinned and the free layers
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is generated by implementing the two magnetic layers with different materials so that








Figure 5: The figure on the left is a spin valve and the figure on the right depicts a
pseudo spin valve.
The phenomena of spin valve has also been exploited to experimentally measure
the spin-relaxation length in non-magnetic materials. Figure 6 shows an experi-
ment set up to obtain spin-relaxation time in an aluminum channel. A four-terminal
spin-valve geometry with cobalt electrodes is used in the experiment to measure the
non-local spin-valve signal at the electrode labeled Co2 in the figure. The absolute
value of the non-local spin-valve signal at Co2 contains information about the po-
larization of the spin signal and the spin-relaxation length in the aluminum channel.
Both GMR and TMR effects have also been used as the underlying mechanism in
implementing magnetic random-access memories (MRAMs) [90]. Another spin-based
phenomena, the spin-torque effect, has been used to implement spin-transfer-torque
(STT) memories [85]. Spin torque refers to the phenomena in which a spin-polarized
current deposits its spin angular momentum as it passes through a small magnetic
conductor [215]. As a result, the magnetization of the magnetic conductor will un-
dergo precession or may even switch its direction (see Figure 7). Recently, there have
been promising proposals that use the spin-torque effect when implementing all-spin
logic (ASL) [14]. In an all-spin logic, a non-local spin-valve geometry is used with
nanomagnets serving as the injecting and detecting electrodes. A review of the po-
tential applications of spintronics for future logic and universal memory is provided
in [61] and [253].
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Figure 6: Geometry of the spin valve by Jedema et al [93]. The channel is imple-
mented with aluminum, while cobalt serves as both the injector and the detector. The
voltage is measured between the electrode Co2 and the right side of the aluminum
strip.
Figure 7: A nanopillar structure in which the right layer, which is the free layer,
may be switched by the spin torque of the spin-polarized current entering it. The
polarization of the current also rotates as a result of the spin-torque effect [214].
1.3.2 Pseudospin in graphene
Graphene is a two-dimensional semiconductor with a zero energy gap and a linear
energy-dispersion relation near the Dirac point (see Figure 8). The honeycomb lattice
of graphene is composed of two sublattices. To describe the low-energy quasi-particles





0 kx − iky
kx + iky 0

 = h̄vf￿σ.￿k, (3)
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where h̄ is the reduced Planck’s constant, vf is the momentum-independent Fermi
velocity, ￿σ is the 2D Pauli matrix, and ￿k is the particle momentum. Near zero en-
ergy, the electronic states are composed of states belonging to the two sublattices as
illustrated in Figure 8. An index is needed to distinguish the contribution of the two
sublattices to the overall wavefunction. This index is called the pseudospin. In Eq.
(3), ￿σ denotes the pseudospin in graphene. The phase shifts between the wavefunc-
tions of electrons residing in the two sublattice sites provide a spin-like opportunity
in graphene and may be used as a new token of information [98]. Pseudospintronics
in graphene is a promising new field that provides pseudospin version of giant mag-
netoresistance and spin-torque effect. Recently, S. Jose [98] proposed a pseudospin
valve in bilayer graphene (BLG) in which the polarity of a control voltage is used to
switch the direction of pseudospin. This opens up future possibilities of exploiting
the pseudospin degree of freedom in graphene to build a new digital switch.
Figure 8: The figure on the left shows the two sublattices in graphene. The figure on
the right shows the energy-dispersion relation of 2D graphene.
1.3.3 Magnetic-domain wall
A magnetic-domain wall is a mobile interface between regions of opposite magnetic
orientations [231]. A domain wall may be induced by an external magnetic field or by
a spin-polarized current utilizing the concept of spin-transfer torque [245], [18]. Mag-
netic material Permalloy (NiFe) is an excellent candidate to implement domain-wall
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interconnects. Experiments in domain-wall motion have been conducted in systems
with either an in-plane or a perpendicular magnetization. In 2005, it was shown by
D.A. Allwood that domain walls may be used to represent digital logic in a spintronic
system [2]. For instance, in the case of nanowires, their high shape anisotropy ensures
that the magnetization aligns along their long axis. Logic “1" may be defined as the
magnetization pointing in the direction of the propagating domain wall and logic “0"
as the magnetization opposing the propagation of the domain wall.
1.3.4 Spin waves
A spin wave is a collective oscillation of electron spins in an ordered spin lattice around
the direction of magnetization [108]. In spin waves, information is encoded into the
phase or the amplitude of the spin wave. The underlying idea of the spin wave is to
establish communication between inductively-coupled devices using a magnetic flux
rather than a current flow through wires. Ferromagnetic interconnects such as NiFe
or CoFe can be used as conduits of spin waves [106].
1.3.5 Exciton
An exciton is a quantum-coupled electron-hole pair in the periodic structure of the
crystal. There are typically two kinds of excitons: direct and indirect. In the case
of direct excitons, both the electron and the hole are located at the same physical
location in the crystal; thus, the wavefunctions of the electrons and the holes overlap,
which makes it easier for the electron and the hole to recombine quickly. As such,
direct excitons are quite short-lived at room temperature. Indirect excitons can be
created by the application of an external electric field that serves to separate the
electron and the hole in the crystal. Therefore, the lifetime of the indirect excitons
is more than that of the direct excitons. The spin degree of freedom of excitons or
their presence and absence may be used as the token of information [50], [211].
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1.3.6 Phonon
Heat carriers or phonons in a crystal may also be used to carry information in a
system. A thermal diode that allows heat flow preferentially in one direction was first
proposed in 2004 by Li et al [124]. A theoretical proposal of thermal rectification
in nanotubes was put forth by Chang et al [34] followed with a proposal on thermal
rectification in asymmetric graphene nanoribbons by Hu et al [86]. To use phonons
as information carriers in logic, nonlinear lattices that have a temperature-dependent
power spectra are required [121]. Negative temperature-differential resistance, which
is a necessary principle for thermal transistor, was simulated in a one-dimensional
Frenkel-Kontorova lattice by Wang and Baowen [131].
1.3.7 Plasmon
Surface plasmons were widely recognized in the field of surface science following the
pioneering work of Ritchie in the 1960’s [185]. Surface plasmons are light waves
that propagate along the surface of a conductor that is usually a metal. A plasmon
can be viewed as a coupled electron and light oscillation, also known as Òlangmuir
wavesÓ. Surface plasmon waves are polarized in the transverse-magnetic direction
[133]. Silver is the material of choice for a plasmonic conductor since it offers the
lowest ohmic loss over a wide frequency spectrum [13]. The most attractive feature
of plasmons over conventional dielectric devices is their ability to confine light to be-
low the diffraction limit and realize high field intensities in relatively small volumes.
This could help to miniaturize photonic circuits that have typically been much larger
than their electronic counterparts. Plasmonic waveguides can also be used to prop-
agate light and serve as the interconnect for plasmonic circuits. However, plasmonic
switches are needed to implement a plasmon-based computation system; otherwise,
the overhead associated with signal conversion (energy and circuit-area overhead) will
be prohibitive for the plasmonic technology.
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1.4 Thesis overview
Any information-processing system is built with a certain set of inputs and outputs;
switches to store and manipulate information and interconnections to communicate in-
formation. The quintessential job of interconnects is to transmit information between
different physical locations on the chip. Any novel technology that aims to augment
or to eventually replace the CMOS technology must be complemented with a suitable
interconnect technology to help communicate information on the chip. While most of
the research in alternate state variables is focused on the device aspects, little research
has been conducted in the interconnection aspects of various novel technologies. Real-
izing that communication of information is at the heart of any information-processing
system, following interconnect-oriented tasks are undertaken in this research:
1. developing physical models of the performance of various novel interconnects
2. developing physical models of the energy dissipation of various novel intercon-
nects
3. developing models of transport parameters in various spin-interconnect materi-
als: copper, aluminum, graphene, silicon, gallium arsenide
4. developing models of spin-relaxation length as a function of interconnect dimen-
sions
5. spin injection and transport efficiency in all-spin logic
6. circuit-level and system-level analyses of spin logic: energy-delay tradeoff and
quantifying repeater-insertion requirements
A brief description of the various tasks is given below.
Tasks I and II : In Chapter II, models of the performance and the energy dis-
sipation of novel interconnects as a function of interconnect length for various new
digital logic systems are developed. The delay and the energy dissipation of novel
interconnects are compared against those of their CMOS counterparts at the 2024
technology node (corresponding to a minimum feature size of 7.5 nm).
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Task III : Amongst the various new state variables, electron spin is the most stud-
ied with proven advantages in terms of robustness, non-volatility, and energy dissi-
pation [9]. Interconnects for propagating spin-based information via spin currents
are analyzed in Chapter III. Various interconnect options are considered: metallic
conductors (copper and aluminum), two-dimensional graphene, and doped semicon-
ductors (silicon and gallium arsenide). The transport parameters that affect the per-
formance and the energy dissipation of spin interconnects are modeled as a function
of interconnect dimensions in the presence of size effects.
Task IV : Unlike charge current, spin current is not a conserved quantity. The
spin current continually degrades as it flows within the interconnect because of spon-
taneous spin-flipping processes. The degradation in spin current is captured through
the spin-relaxation length, which is a function of temperature, size effects, and doping
concentration (for semiconducting spin interconnects). In Chapter IV, physical mod-
els of spin relaxation in various spin-interconnect materials are developed as a function
of interconnect dimensions, temperature, doping type and doping concentration.
Task V: An important figure of merit for all-spin logic circuits is the spin injection
and transport efficiency (SITE) that specifies the amount of spin-polarized current
available at the receiver for signal detection. In the ideal case, the SITE of the all-spin
logic circuit should be equal to the conductivity polarization of the injection ferromag-
net according to the spin-diffusion formalism. However, the injection of spins from
the ferromagnet into the interconnect is not ideal and introduces losses in the spin
signal. In addition, random spin-flipping processes occurring in the interconnect tend
to destroy the spin information before it reaches the receiver nanomagnet, especially
if the interconnect length is longer than the spin-relaxation length in the interconnect.
Hence, the transport of the spin signal introduces additional losses in the spin signal;
the transport loss strongly increases with an increase in the interconnect length. The
SITE of the all-spin logic circuit captures the effects of both injection and transport
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losses in the spin signal. In Chapter V, the SITE of the all-spin logic is determined for
various interconnect materials. The impact of nanomagnet polarization, interconnect
length, and the dimensional scaling on the SITE is examined.
Task VI: Circuit-level analysis of a spin-torque circuit with nanomagnet injector
and detector is provided in Chapter VI. Spin repeaters must be inserted along the
interconnect to boost the spin signal. An optimal repeater-insertion frequency is de-
termined for the all-spin logic circuit that minimizes the delay of the circuit. Using
the optimal repeater-insertion frequency, the input electrical current in the all-spin
logic circuit is optimized to provide the lowest energy dissipation. Both the perfor-
mance and the energy dissipation of the all-spin logic circuit and the CMOS circuit are
compared at the 2024 ITRS technology node. Energy-delay tradeoff of spin circuits is
compared with that of CMOS circuits at the 2024 technology node. It is established
that both the delay and the energy dissipation of interconnects in both electrical and
spin domain are highly dependent on the interconnect length. Any logic circuit has
interconnects with drastically different lengths, where wire-length distribution is a
function of the circuit architecture and circuit complexity. The stochastic wire-length
distribution models are based on Rent’s rule that relates the number of input/output
pins to the number of gates in a hypothetical logic block [144]. The stochastic wire-
length distribution models are rigorously obtained for a square array of homogenous
logic gates in [43], [44]. These wire-length distribution models determine the wire-
length frequency and “a priori estimation of the wiring requirements for future GSI
chips." In Chapter VI, using stochastic wire-length distribution models, the depen-
dence of the average performance and the energy dissipation on the number of gates
in the random logic are obtained for all-spin logic with various interconnect materials.
An upper bound on the circuit size for all-spin logic is determined when it is assumed
that only a certain fraction of the total number of gates in the logic are dedicated as
repeaters. The impact of circuit complexity, captured through Rent’s exponent, on
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the maximum circuit size of all-spin logic with graphene nanoribbon interconnects is
studied. Further, the impact of dimensional scaling and the spin-relaxation length on
the maximum circuit size is also analyzed.
The compact physics-based models for the performance and energy dissipation
of novel interconnects developed in this research project will serve to guide future
research in emerging spintronic circuits by examining the implications of the physical
limits of interconnects at the device, circuit, and architecture levels for novel logic.
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CHAPTER II
PHYSICAL MODELS OF PERFORMANCE AND ENERGY
DISSIPATION OF NOVEL INTERCONNECTS
Followed by several decades of exponential scaling, CMOS transistors are expected to
approach their scaling limit around the technology year 2024 [1]. Power dissipation
is considered as the main limit, and the energy dissipation in CMOS transistors is
projected to approach the kBT limit that is dictated by thermal noise [33]. Here,
kB is the Boltzmann’s constant, and T is the temperature in Kelvin. All field-effect
switches are expected to eventually face the same power-dissipation limit imposed
by thermal noise [102]. To overcome this power barrier in CMOS switches, state
variables other than electronic charge are being explored to invent new devices that
can augment or even replace the conventional CMOS nanoelectronics. Some examples
of novel state variables are electron spin, presence or absence of electron-hole pairs
called excitons, and pseudospin in graphene [68]. It has been demonstrated that
the novel state variable must be used as both the input and the output of the new
switches. Otherwise, if the state variable is used solely to control the current flow, the
same thermal noise limitation will be applicable to the new devices [9]. Therefore,
interconnects for new devices must provide a medium to communicate information
encoded in the new state variable at least locally. Otherwise, the energy and circuit-
area overheads needed for signal conversion will be prohibitive for the new technology.
Virtually all of the current research on post-CMOS logic is focused on switches,
and little research has been conducted on the interconnect aspect of the new logic. In
CMOS circuits, more than half of the capacitance on a chip is associated with wires
because of which more than 50% of the dynamic power dissipation on a chip is due to
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interconnects [135]. Furthermore, continued scaling of on-chip wire cross sections has
caused interconnects to become the dominant component in the critical-path delay
of circuits [154]. The fact that interconnects are the major limits for power efficiency
and performance of Si CMOS chips underscores that interconnects cannot be treated
as an afterthought in the search for new information-processing elements. Hence, a
systematic understanding of the interconnect limits and opportunities offered by new
state variables and their circuit and system impacts are critically needed.
This chapter is divided into four sections. In Section I, the performance and
the energy dissipation of CMOS interconnects at the 2024 ITRS technology year is
discussed. In Section II, various transport mechanisms for post-CMOS devices are de-
tailed, and their performance and energy-per-bit models are developed as a function of
interconnect length. A comparative analysis of CMOS and novel interconnects is also
provided in this section. In Section III, the concept of "area scaling" for novel inter-
connects is introduced, and area-scaling factors required of various novel interconnects
to match in performance with CMOS interconnects are quantified. Also, system-level
communication metrics such as signal-drive distance, clock locality, square-bandwidth
per unit area are quantified for novel interconnects and compared against those of
their CMOS counterparts.
2.1 The CMOS Interconnect
The quintessential purpose of an interconnect is to communicate information between
different physical locations on the chip with minimum latency [144]. Physically, elec-
trical interconnects are patterned metal layers atop a dielectric or within a dielec-
tric. In current CMOS technology, interconnects are implemented in copper with
an intra/inter-layer dielectric. The dielectric is typically an oxide with low effective
dielectric constant (κeff ≤ 3.) The use of copper interconnects in microprocessors was
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introduced at the 220 nm technology node. The damascene process to pattern cop-
per interconnects has played a pivotal role in the success of the copper-interconnect
technology [3], [4]. Copper damascene process is essentially a four-step process, that
begins with patterning the dielectric using photomasks and lithography techniques.
The second step consists of the deposition of a barrier layer such as Ta or TiN over
the patterned dielectric in order to prevent the metal and dielectric interaction. This
is especially important because diffusion of copper into the dielectric creates a deep
impurity level that degrades the device performance. The third step consists in filling
the pattern with metal using electrochemical deposition. As the last step, chemical
mechanical polishing is done to remove excess copper to planarize the metal surface.
The process steps in a typical Cu damascene process are illustrated in Figure 9. The
drive towards lowering the effective dielectric constant to minimize the wire capaci-
tance has significant difficulties associated with manufacturing, cost, and reliability.
A hybrid of porous low-κ dielectrics with air gap technology may be incorporated in
the future process flow in order to sustain the drive towards lower dielectric constant
[1].
The effective resistivity of Cu/low-κ interconnects in the presence of line-edge














where ρ0 is the bulk conductor resistivity, u is the line-edge roughness, λ is the
bulk mean free path (MFP) of the electrons in the interconnect material, W is the
interconnect width, T is the thickness of the interconnect, p is the sidewall-specularity
parameter, and GBscat defines the impact of grain-boundary scattering on the effective
























where d is the average separation of the grain boundaries, and R is the fraction of
electrons scattered by the potential barrier at the grain boundary. The separation
between the grain boundaries, d, is assumed to be equal to the interconnect width.
Figure 10 shows the effective resistivity of Cu normalized to its bulk resistivity as a
function of the line-width of the metal for different values of side wall specularity, grain
boundary reflectivity, and line edge roughness. This figure shows that the cumulative
impact of size effects is to increase the effective resistivity of the interconnect, thereby
deteriorating its performance.
Figure 9: Cu damascene process.
Consider the CMOS system depicted in Figure 11. The interconnect can be rep-
resented by a distributed RC network, and the delay of this system is given as [11]
tCMOS = 0.69Rs (Cs + CL) + 0.69 (Rscw + rwCL)L+ 0.38rwcwL
2. (6)
The symbols used in Eq. (6) and their meanings are given in Table 1.
Figure 12 shows the delay associated with different terms in Eq. (6) for an in-
terconnect driven by a driver with 5× the strength of a minimum-sized driver (also
termed “5×" driver) at the 2024 technology node.
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Figure 10: Resistivity of Cu line normalized to the bulk resistivity of Cu versus
linewidth.
Table 1: Values of the resistance and the capacitance of devices and interconnects to
evaluate the delay of the CMOS circuit at the 2024 technology node [1].
Symbol Meaning Value
W Width taken equal to 1/2 metal-1 (M1) pitch 7.5nm
VDD Supply voltage 0.6V
IDSAT Saturation current of min.-sized NFET 2170µA/µm
Rs On-resistance of min.-sized inverter = VDD/(IDSAT ×W) 37kΩ
Cs Parasitic capacitance of minimum-sized inverter 6.3aF
CL Load capacitance of minimum-sized inverter 6.3aF
cw Per-unit-length capacitance of local-level M1 1.2pF/cm
AR Aspect-ratio = height/width 2.1
H Height of the interconnect 15nm
rw Per-unit-length resistance of local-level M1 2.72× 107Ω/cm
For simulations, the reflectivity, R, is taken to be 0.5; the specularity, p, is assumed
to be 0.5; the line-edge roughness, u, is taken to be 40% of the interconnect width.
With these parameters, the effective resistivity of Cu is 2.39×10−5Ω.m, which is more
than 10× higher than the value of its bulk resistivity. The delay-versus-interconnect-
length landscape in Figure 12 has been partitioned into four distinct regions. Region
I in Figure 12 is labelled as the sub-linear region. In this region, the impact of the
term Rs (Cs + CL) is comparable to the impact of the term RscwL. Region I covers
only very short interconnects up to a length of six gate pitches. In Region II, the
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Figure 11: The schematic of the CMOS system with a CMOS driver, an interconnect,
and a CMOS load (top). The equivalent circuit representation of the CMOS system
(bottom).
overall delay follows very closely the term RscwL, and the effect of other terms on
the total delay can be ignored. This region is labelled as the linear region, and it
spans interconnects of length six gate pitches to 30 gate pitches. For interconnects
longer than 30 gate pitches, the effect of the term rwcwL2 on the overall delay becomes
non-negligible in comparison to the term RscwL. The region spanning interconnects
of length 30 to 200 gate pitches is labelled as the super-linear region. In Region
IV, the total delay is dominated by the term rwcwL2, and this region is labelled
as the quadratic region. The boundaries between the different regions in the delay-
versus-interconnect-length landscape depend both on the strength of the CMOS driver
driving the interconnect and the technology parameters. The focus of this research
is on short, local interconnects; therefore, only interconnects up to 100 gate pitches
will be considered in the following analyses.
The energy dissipation of the CMOS system shown in Figure 11 is given as the
amount of energy needed by the supply voltage, VDD, to charge the capacitance at
the output node of the driver. The output capacitance at the driver is the sum of its
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Figure 12: Delay associated with the different components in the CMOS system (see
Eq. (6)) for a CMOS interconnect driven by a 5× driver at the 2024 technology node
(F=7.5nm).




(Cs + cwL+ CL)V
2
DD. (7)
The symbols in Eq. (7) have the same meaning and the values as given in Table
1. Figure 13 shows the energy dissipation associated with different terms in Eq. (7)
for an interconnect driven by a 5× driver at the 2024 ITRS technology year. It
can be seen from Figure 13 that the energy consumed in charging/discharging the
interconnect capacitance exceeds the energy consumed in charging/discharging the
source parasitic and load capacitances for interconnects as short as four gate pitches.
Thus, for interconnects longer than four gate pitches, the net energy dissipation being


















Figure 13: Energy dissipation versus interconnect length for the CMOS system with
a 5× driver.
2.2 Novel Interconnects
Currently there are many state variables for post-CMOS logic that are being ex-
plored as alternatives to the electronic charge. As the first step towards modeling the
physical limits of novel interconnects, a mapping between the state variable and its
corresponding physical transport mode that can communicate information encoded in
the particular state variable is established. This map is shown in Table 2. This map
provides a generic platform to compare the interconnection aspects of various alter-
nate state variables simultaneously and benchmark them against their conventional
CMOS counterparts.
Communication between devices on the chip can be established by physically
transporting the information token or by wave propagation between devices. Thus,
transport modes can be broadly categorized into particle-based and wave-based com-
munication. Particle-based communication mechanisms include diffusion, drift, and
ballistic transport. Information can also be communicated via plasmonic waves, spin
waves, and electromagnetic waves.
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Table 2: A map of the physical transport mechanism and the corresponding state
variable for which the transport mechanism can potentially be used to establish com-
munication between the on-chip driver and the receiver.




Drift Indirect-excitons, Spin, Pseudo-spin
Ballistic Spin, Pseudo-spin, Temperature (Phonons)
Spin Waves Spin
Electromagnetic Waves Photons, Plasmons
2.2.1 Particle-based interconnects
In this section, compact physical models of performance and energy-per-bit of particle-
based interconnects as a function of their length are obtained. The particle-based
interconnects include diffusion, drift, and ballistic interconnects.
2.2.1.1 Diffusion interconnects
Diffusion is a “kinetic" process in which particles (called “carriers" hereafter) move
from a region of high concentration to a region of low concentration. The process of
diffusion is governed only by the concentration gradient in the region and does not
require any external forces to act upon the carriers. Hence, diffusion may be used for
a variety of state variables including those that do not have a net charge associated
with them, and, therefore, cannot be manipulated with an external electric field. As
shown in Table 2, diffusion can be used for communicating information encoded in
electron spin, pseudospin in graphene, both direct and indirect excitons, and phonons.
In this thesis, we present the models of delay and energy dissipation for diffusion
interconnects in spin-based and phonon-based computation systems. The models are
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generic and can very easily be applied to other state variables that use diffusion as
the transport mode for information communication.
Spin-based diffusion interconnects: In the case of spin, if the driver injects
electrons with a certain spin polarization and removes the same number of electrons
with opposite spin polarization, a concentration gradient will be set up in the inter-
connect without any charge accumulation. This will drive the diffusion of spins in
the interconnect. A non-local spin-torque (NLST) device is used as the prototype of
a switching element in the spin domain. The NLST device is shown in Figure 14.
The transmitter in the NLST consists of nanomagnetic electrodes labeled as C1T and
C2T and the non-magnetic interconnect of length L1 sandwiched between C1T and
C2T. The interconnect may be implemented with conventional metals like copper or
aluminum, or a carbon-based material such as graphene nanoribbon, or even doped
semiconductors like silicon (Si) and gallium arsenide (GaAs). An electrical current,
Ielec, is used to pump spin-polarized electrons underneath FM-1 into the interconnect
through a high-resistance barrier. The barrier is usually implemented with Al2O3
or MgO. A pure spin-diffusion current flows through the interconnect. The receiver
nanomagnet is labelled as FM-3, and it forms an ohmic contact with the interconnect
without any high-resistance barrier. This reduces the back-injection of carriers from
the receiver into the interconnect. Upon reaching the receiver, the spin current may
flip the magnetization of the receiver nanomagnet via the spin-torque effect.
The one-dimensional partial differential equation governing the transport of spins










where s is the concentration of electron spins in 1/cm, D is the diffusion coefficient
of electron spins in the interconnect in cm2/s, and τs is the spin-relaxation time in
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Figure 14: A non-local spin torque device. Spin diffusion current flows through the
interconnect to establish communication between the transmitter and the receiver.
s. To obtain an upper bound on the speed of spin-diffusion interconnects, it is ini-
tially assumed that the spin relaxation in the interconnect is negligible in the time
it takes for the carriers to diffuse from the transmitter to the receiver. Mathemati-
cally, L2/D << τs. This assumption is later relaxed in Chapter VI. The boundary
conditions to obtain the solution of Eq. (8) are





s(x = L, t) = 0. (9c)
In Eq. (9b), η denotes the efficiency of spin injection. The efficiency of spin injection
gives the amount of spin current injected at the beginning of the interconnect flowing
towards the receiver for a given input electrical current. The spin-injection efficiency
is a function of the circuit parameters such as the nanomagnet and interconnect
resistance. Mathematical models of the spin-injection efficiency as a function of circuit
parameters (circuit dimensions and size effects) are developed in Chapter V. At this
time, the time-dependent solution of Eq. (8) is plotted in Figure 15 assuming η = 1.
28



























Figure 15: Time evolution of the spin-diffusion current at the receiver (dashed). Spin
current at the beginning of the interconnect is assumed to have an infinitesimally
small rise time (solid).






The values of electron diffusion coefficient in various non-magnetic materials are col-
lected from experiments and tabulated in Table 3. The diffusion coefficient of electrons
depends on (i) interconnect dimensions, (ii) scattering mechanisms, (iii) temperature,
and (iv) doping type and concentration in the case of semiconducting interconnects.
Physical models of electron diffusion coefficient in the presence of size effects in various
interconnect materials are developed in Chapter V.
The energy dissipation of the spin-diffusion interconnect is given by the joule
heating that occurs along the path of the electric current flow. In Figure 14, electric
current flows between FM-1 and FM-2 through the non-magnetic channel of length
L1. The energy dissipation of the spin-diffusion interconnect is mathematically given
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Table 3: Diffusion coefficient of electrons in various materials that can serve as the
interconnect in the spin-valve circuits. Values are provided at 300K. W/T is the
width-to-thickness ratio of the films used in experiments. In the case of graphene, only
the width is given. Nd denotes the n-type dopant concentration in semiconducting
interconnects.
Material Diffusivity (cm2/s) W/T Reference
Copper 80 100nm/54nm [69]
Aluminum 120 150nm/50nm [93]
Silicon (Nd = 1.8× 10191/cm3) 3.7 bulk [40]
Gallium Arsenide (low doping) ≤ 200 bulk [132]





where Rtx is the resistance of the transmitter side, and ∆t is the pulse width of the
electric current. The pulse width of the electric current must be greater than the delay
of the interconnect between the driver and the receiver. This condition ensures that
the information-bearing spin signal reaches the receiver nanomagnet FM-3 before
the input signal toggles. The transmitter resistance consists of the resistance of
the nanomagnets FM-1 and FM-2 (RFM1 & RFM2), the resistance of the interconnect
between FM-1 and FM-2 (Rint,L1), the tunnel barriers between the nanomagnets and
the interconnect (Rc1 & Rc2). In the case of graphene, quantum resistance (RQ) at the
contacts also needs to be taken into account. Hence, Rtx is mathematically given as
Rtx = RFM1 + RFM2 + (Rc1 + Rc2 + Rint,L1 + RQ) /Nch, (12)
where Nch is the number of conduction channels in the graphene interconnect. In the





where λ is the mean free path of carriers in graphene. In a good-quality graphene
sample, λ may be as large as 1 µm [156].
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Thermal diffusion interconnects: “Thermal-logic gates" in which phonons are
used for information processing have been discussed in literature [131]. It has been
shown that phonons, the carriers of heat, can carry information and may pave the way
for the next-generation phononic computer in analogy with an electronic computer.
Recently, graphene thermal transistor has been discussed by Wang et al [131]. Thus,
in theory, there is a possibility to build a physical system that uses temperature as
the state variable. Graphene and/or carbon nanotubes may serve as the material for
fabricating such a device. Also, interconnects in this system can be fabricated from
the same material providing an all-graphene or an all-carbon-nanotubes system and
will overcome the problem associated with hybrid integration of different technologies
[131]. To carry information in phonon-based systems, diffusion interconnects can be
used. We seek the solution of the one-dimensional isothermal heat equation to obtain
the delay of the thermal interconnects. The diffusion equation for phonon logic is














where ρ is the mass density of the material Kg/m3, c(T) is the temperature-dependent
heat capacity in J/Kg.K, and κ(T) is the thermal conductivity in W/m.K. The
temperature-dependent specific heat capacity, c(T), and thermal conductivity, κ(T),
of a (15,15) armchair single-walled carbon nanotubes (SWNT) are given as [81]
c(T){J/Kg.K} = 2.5642T − 61.7294, (15a)
κ(T){W/m.K} =
1
3.7× 10−7T + 9.7× 10−10T 2 + 9.3 (1+ 0.5/L) T−2 , (15b)
where T is the temperature in K, and L is the interconnect length. The temperature
range of validity of Eqs. (15a) and (15b) is from 250K to 350K. The time-dependent
solution of the heat equation is obtained under the following boundary conditions:
T(x, t = 0) = TL, (16a)
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(x = L, t) = 0, (16c)
where TL is the temperature of the interconnect at time t=0, TH is the steady-state
temperature of the interconnect, and tr is the rise time of the input signal at x=0,
and u(.) is the step function. TL and TH may be used to represent digital logic levels
of “0" and “1" or vice-versa. Figure 16 shows the time-dependent solution of Eq.
(14) using the boundary conditions in Eqs. (16a)-(16c) for two cases. In Case (i),
a temperature-independent thermal diffusivity, kth, is considered by using values of





where ρ is the material density of carbon nanotubes. Case (ii) considers temperature-
dependent models of both c(T) and κ(T) as in Eqs. (15a) and (15b), respectively.
!
Figure 16: Temperature at the receiver as a function of time for case (i) when ther-
mal diffusivity is assumed to be constant (at 300K), and case (ii) when temperature
dependent models are used.
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From Figure 16, it can be seen that the effect of having temperature-dependent
conductivity and specific heat capacity have only a minor impact on the overall time
constant of the temperature to reach its steady state. Thus, using isothermal heat
equation is justified, especially since it would be preferred to transmit information
via phonons with minimum temperature difference along the interconnect to minimize
the energy dissipation of the interconnect. Hence, the 50% time delay of the signal





where γth is the constant of proportionality and depends on the rise time of the signal.
Figure 17 shows γth versus the signal rise time. For an infinitesimally small rise time,
γth ≈ 0.38.


































Figure 17: The 50% delay of phonon-diffusion interconnects as a function of the rise
time of the input signal.
The energy dissipation of phonon-diffusion interconnects is given by the amount
of energy needed to raise the temperature of the interconnect from its initial value to
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where m is the mass of the interconnect. Using an average value of the specific heat
capacity at T = (TH + TL) /2, the energy dissipation, EDIFF,thermal can be simplified to
EDIFF,thermal = mc
￿∆T, (20)
where ∆T = (TH − TL), and c ￿ is the average value of the specific heat capacity of




where Di is the SWNT diameter, b is the SWNT thickness, and ρ is the material
density of SWNT. To reduce the energy dissipation of phonon-diffusion interconnects
(i) interconnect material with a lower specific heat capacity must be used and/or
(ii) ∆T must be reduced. Specific heat capacity is analogous to the interconnect
capacitance for conventional CMOS interconnects; ∆T is analogous to the supply
voltage, VDD, in electrical interconnects.
2.2.1.2 Drift interconnects
Drift interconnects use an external electric field to manipulate carriers that have a
net charge associated with them. Drift is a possible transport option for an all-
spin transistor since spin is a quantum-mechanical property of an electron. Since
an electron by virtue of its charge moves with drift velocity upon application of an
external electric field, electron spin may be transported by drift as well. Drift can also
be used for transporting indirect excitons. An indirect exciton consists of spatially
separated electron and hole pairs as in bilayer graphene [211], [50]. Drift interconnects
may be faster for systems in which the electron drift speed is greater than its diffusion
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speed. A conventional spin valve that uses drift to transmit information encoded in
the electron spin is shown in Figure 18. In this circuit, the electric and the spin
currents flow along the same path. The transmitting nanomagnet is labelled as FM-1
and the receiving nanomagnet is labelled as FM-2. The equivalent circuit diagram
of the drift interconnect is also shown in Figure 18. A current source is connected
between the two terminals FM-1 and FM-2. The transmitter side of the circuit
includes a high-resistance barrier to increase the spin-injection efficiency. At the
receiver side, there is an ohmic contact between the nanomagnet and the interconnect
to minimize the back-injection of carriers. The transmitter and the receiver sides
are separated from each other by an isolator, which is typically an oxide barrier to
prevent mixing of carriers. The circuit does not include capacitance or inductance
of the interconnect since the aim is to obtain an upper bound on the speed and the
energy dissipation of drift interconnects.
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Figure 18: (top) A conventional spin valve that uses drift transport of electron spins
between the driver and the receiver. (bottom) The equivalent circuit diagram of the
drift interconnect.





where vd is the drift velocity of carriers in the interconnect. The drift velocity of
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electrons in the interconnect can be obtained by first calculating the actual electric
field across the interconnect length. When the interconnect length is comparable to
the mean free path of electrons, the effect of quantum resistance cannot be ignored. At
low electric fields, the resistance per unit length of the interconnect is only dependent
on the low-field mean free path of electrons in the interconnect. The drift velocity,
vd, of electrons is given as µ0Enet, where µ0 is the mobility of electrons in a long
interconnect, and Enet is the net electric field across the interconnect. The mobility
of electrons in a high-quality graphene sample may be as high as 10,000 cm2/Vs [22].
The net electric field across the graphene interconnect is given as
Enet =









where ∆V is the voltage difference across the interconnect, λ is the mean free path of
electrons in the interconnect at low electric fields. Using Eqs. (23a) and (23b), the














The drift-based interconnect for particle transport is significantly different from the
CMOS interconnect, which is an RC-based interconnect. In an RC interconnect,
information is transmitted through a voltage wave that diffuses from the driver to
the receiver [11]. Although the nature of the voltage-diffusion equation is similar
to the particle-diffusion equation, the speed at which information can travel in an
36
RC interconnect is much higher than the speed at which particles are physically
transported through the interconnect.
The energy dissipation of the spin-drift interconnects is given as the product of the
joule heating term, I2elecR, and the pulse width of the electric current, which may be
set equal to the delay of drift interconnects. Mathematically, the energy dissipation




where R is the resistance of the spin-valve circuit shown in Figure 18, and ∆t = tDRIFT .
The resistance of the circuit, R, is given as
R = RFM1 + RFM2 +
Rc + RQ + RQL/λ
Nch
. (27)


















Ballistic transport refers to the movement of carriers without scattering events in
a medium. Ballistic transport is typically observed in low-dimensional conductors
because of their limited phase space for carrier scattering. Ballistic transport of
electron spins can occur without any net-charge transport, thereby yielding pure-spin
current and zero electric current. If the number of right-mover electrons is equal to
the number of left-mover electrons in the ballistic channel between the driver and
the receiver, then the net electric current in the channel is zero. However, if the
spin polarization of carriers in the left reservoir (driver) is different than the spin
polarization of carriers in the right reservoir (receiver), then a pure spin current can
flow from the driver to the receiver (see Figure 19). In graphene, the E-K relationship
near the Dirac point can be modeled as a linear relationship (see Figure 19); this makes
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the velocity of carriers independent of their energy and equal to the Fermi velocity,
vf = 8 × 105m/s. Hence, electron spins in graphene may be communicated at their
Fermi velocity. The ballistic nature of the conductor prevents any collisions between





If the interconnect is longer than the mean free path of the carriers in the in-
terconnect, ballistic transport will tend towards a diffusive transport; in this case, a
unified ballistic-diffusive transport model is necessitated. The steady-state flux of the










where s(0) is the steady-state carrier concentration in 1/cm at the beginning of the
interconnect, D is the diffusivity of carriers in the interconnect in cm2/s, and L is the
interconnect length in cm, vf is the Fermi velocity of carriers in the interconnect in
cm/s. In the ballistic limit, Js converges to s(0)vf; in the diffusive limit, Js converges
to s(0)D
L
. The steady-state carrier concentration, s(z), in the interconnect is given


















Using Eqs. (31) and (32), the transit time of carriers in the quasi-ballistic interconnect








However, since the aim is to compare the best-case performance of various novel in-
terconnects, a model corresponding to pure ballistic transport is sufficient for this
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analysis. In addition to spins, phonons in graphene can also be transported bal-
listically. The delay for phonon-ballistic interconnect is the same as in Eq. (29)
with vf replaced with the speed of phonons in graphene, vph. Hence, the delay of





In graphene, the speed of acoustic phonons is equal to 20Km/s [159].
Figure 19: An ideal quantum wire is shown on the left. The energy dispersion relation
of graphene is shown on the right. Electron charge current is zero if the number of
left-mover and right-mover electrons is same. However, the net spin current can be
non-zero if the spin polarization in the left reservoir is changed.
Assuming electrical injection of electron spins in the ballistic interconnect, the







where Rtx is given in Eq. (12).
2.2.2 Wave-based interconnects
In wave-based interconnects, communication of information is supported in a wave-
based fashion without the actual movement of particles. Amongst the wave-based
interconnects, optical interconnects that carry information via electromagnetic waves
are the most popular. Even though optical interconnects possess large data-carrying
capabilities, they are not discussed in this research. This is because the implemen-
tation of optical interconnects at the nanoscale level is hampered because of the size
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mismatch between the electronic and the photonic components on the microproces-
sor. There is at least an order of magnitude size mismatch between the electronic
and the photonic components in which the transverse dimensions of components are
limited to ≈ λ/2, where λ is the wavelength of light used for encoding information
[168]. The wave-based interconnects considered in this research are: (i) spin-wave-bus
interconnects and (ii) plasmonic interconnects.
2.2.2.1 Spin-wave-bus interconnects
A spin wave is a collection of precession of electron magnetic moment about a mag-
netic field. Spin waveguides can be made of magnetic films, a wire, or a combination
of wires made of ferromagnetic (FM) films, anti-ferromagnetic materials, or ferrite
materials [106]. Figure 20 shows a typical spin-wave-bus circuit with an FM film
such as CoFe used for carrying spin waves between the asymmetric coplanar strip
(ACPS) transmission lines that serve to excite and detect spin waves. Information in
a spin-wave-bus circuit is encoded in the phase of the spin wave. Phases of "0" and
"π" may be used to represent logic states "1" and "0" or vice-versa. The polarity of
the inductive voltage generated at the receiver is used for detecting the signal. The
propagation speed of spin waves depends on factors such as the waveguide material
and structure, spin-wave frequency and the magnitude and direction of the external
magnetic field. The delay of spin-wave interconnects can be given as L/vSWB, where
vSWB is the propagation velocity of spin waves in the material. The highest reported
velocity of magnetostatic propagation mode of spin waves is 105 m/s in materials
with a high Curie temperature such as Co and Fe. The propagation velocity of spin
waves continually decreases at higher frequencies [109].
The energy dissipation of the spin-wave-bus interconnect is given by the amount
of energy needed by an external magnetic field to create a magnetization change equal
to the amplitude of the spin wave in the ferromagnetic film of a given volume [108].
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Figure 20: A spin-wave-bus circuit with CoFe ferromagnetic film used as the conduit
of spin information. The asymmetric coplanar strip transmission lines on the top of
the structure are used to excite and detect spin waves. Figure adapted from [108].
Mathematically, the energy dissipation associated with the transmission of spin waves
through the interconnect is given as
ESWB = µ0∆MHextV, (36)
where µ0 is the free-space permeability, ∆M in A/m is the change in magnetization
of the spin waveguide upon application of an external magnetic field, Hext, in A/m,
and V is the volume of the interconnect. Although the intrinsic energy dissipation of
spin wave interconnects may be as low as few tens of thermal energy, kBT , the energy





where Iext is the excitation current, τext is the time duration of the excitation pulse,
and Z is the impedance of the microstrip antenna used to excite spin waves. The




Plasmonics refers to the technology of transporting light energy in matter structures
that are of smaller dimensions than the corresponding wavelength of light used for
encoding information. The conduit for propagation of plasmons is termed as the plas-
mon waveguide and can be implemented in a variety of ways [178]. Plasmonic stripe
waveguides (resembling conventional metal interconnects) or metal nanoparticles em-
bedded in a dielectric may serve as the propagation medium for plasmons. The delay
of plasmonic interconnects can be expressed as tplasmonic = (γp/c)L , where L is the
plasmonic interconnect length, c/γp is the speed of propagation of the plasmon in
the waveguide. The factor γp depends on the frequency of plasmon, the waveguide
material, and the waveguide structure. Numerical simulations of cylindrical Ag plas-
monic waveguides embedded in SiO2 were conducted by Conway et al. [37] to obtain
the factor γp for different sizes of waveguides and at different free-space wavelengths.
These values are provided in Table 4.
Table 4: Data from Conway & coworkers, 2007 [37] of group velocity of cylindrical
Ag plasmonic interconnects in SiO2 dielectric. λfree is the free-space wavelength, vg
is the group velocity of the plasmons, c0 is the speed of light in vacuum, and 1/α is
the propagation length of the plasmons.
Diameter (nm) λfree (nm) vg/c0 1/α (µm)
10 500 0.02 <<1
10 1000 0.1 0.5
50 500 0.12 <<1
50 1000 0.38 3
The energy dissipation of plasmonic interconnects depends on the number of plas-
mons needed per bit of information. If the digital logic state "1" is represented by
a collection of m plasmons, and the digital logic state "0" is represented by zero
plasmons, then a mean number of m/2 plasmons are needed in an unbiased channel
to transmit information. The average number of plasmons can be calculated from
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the shot noise limited transmission of plasmons for a given bit error rate (BER). The
mean number of plasmons needed to encode one bit of information for a BER of 1030
is equal to 34 [37]. However, due to the loss in signal strength as plasmons propagate
through the interconnect, the minimum energy transmitted per bit (assuming unity





where ω is the operating frequency, and 1/α is the propagation length of plasmons.
The propagation length of plasmons is defined as the characteristic length at which
the intensity of plasmons decays to 1/e times its initial value, where e is the Nepe-
rian number. Table 4 shows the value of 1/α for different diameters of Ag cylindrical
waveguide in SiO2 simulated by Conway et al. using COMSOL [37]. COMSOL Mul-
tiphysics (previously known as FEMLAB) is an interactive environment for modeling
and solving scientific and engineering problems based on PDEs.
As seen from Table 4, the attenuation of plasmons is weak at long wavelengths and
large diameter wires, where plasmon confinement is weak and much of the plasmon
energy lies in the relatively loss-free dielectric.
2.3 Comparison of Novel and CMOS Interconnects
The performance and the energy dissipation of novel and CMOS interconnects are
compared at the end of the silicon-technology roadmap (minimum feature size of
7.5nm). The limitations imposed by interconnects on novel circuits are identified. In
order for novel interconnects to be as fast as CMOS interconnects, it is shown that
interconnects in novel circuits have to be shorter in length. The concept of "area
scaling" is developed.
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2.3.1 Particle-based interconnects versus CMOS interconnects
The delay of particle-transport interconnects versus interconnect length in gate pitches
is plotted in Figure 21 at the ITRS technology year of 2024. Assuming an average of
four transistors per logic gate, the gate pitch from ITRS projections is found to be 140
nm at the 2024 ITRS technology year [1]. For novel interconnects, only the intrinsic
interconnect delay is plotted and the non-idealities imposed by novel switches are not
considered. This assumption is made to derive an upper bound on the performance
of novel interconnects. Also plotted in Figure 21 is the CMOS interconnect delay.
Two driver sizes for the CMOS interconnect are considered: channel width-to-length
ratio (i) W/L = 1 and (ii) W/L = 5 (also termed "5×"). In high-performance logic,
minimum-sized drivers are rarely used because of their limited drive capability. The
material parameter values to evaluate the performance of particle-based interconnects
are tabulated in Table 5.
Table 5: Material parameters to evaluate the performance of particle-transport in-
terconnects. Thermal conductivity, κ, and specific heat capacity, c, are quoted at
300K for single-walled carbon nanotubes. Thermal properties of carbon nanotubes
are strong functions of temperature and also depend on their size quantization. These
values are only representative values used for comparing thermal interconnects with
other interconnects. κ and c in graphene-based interconnects are also quite similar.
Parameter Value Reference
Electron diffusion coefficient 200 cm2/s N. Tombros et al., 2007 [223]
Electron mobility 28,000 cm2/Vs N. Tombros et al., 2007 [223]
Thermal conductivity 2400 W/m.K D. Nika, 2009 [159]
Specific heat capacity 800 J/Kg.K J. Hone, 2008 [83]
Material density 1300 Kg/m3
Electron mean free path 1.2 µm A. Naeemi and J.D. Meindl [154]
Velocity of sound 20 Km/s D. Nika et al., 2009 [159]
Except for spin-ballistic interconnects, the delay of novel interconnects discussed
here is larger compared to CMOS interconnects. This means that even if the new


































Figure 21: Delay versus interconnect length for particle-transport interconnects as a
function of interconnect length in gate pitches. The delay of CMOS interconnects for
two driver sizes (W/L=1 and W/L=5) is also plotted at the 2024 technology node.
will be slower owing to the slow transport through the interconnects. Diffusion in-
terconnects with a diffusion coefficient of 200 cm2/s are slower compared to CMOS
interconnects. Figure 22 shows the minimum required electron diffusion coefficient in
order for spin-diffusion interconnects to be equally fast as the CMOS interconnects.
Point "a" in Figure 22 shows that an electron diffusivity of 2000 cm2/s is required
for spin-diffusion interconnects of length 10 gate pitches to have the same delay as
CMOS interconnects driven by minimum-sized driver. This value of electron diffu-
sion coefficient is more than an order of magnitude larger than the experimentally
reported value of diffusion coefficient in graphene [223]. At point "b" in Figure 22,
the minimum required diffusivity is 7000 cm2/s, which may be quite challenging to
achieve even in high-mobility graphene.
Owing to the extremely small thermal diffusivity for phonons, diffusion intercon-
























Figure 22: Minimum required diffusion coefficient, D, in spin-diffusion interconnects
to achieve an equal performance as the CMOS system at the 2024 technology node.
The value of diffusion coefficient required at 10 gate pitches for spin-diffusion in-
terconnects to be able to match in performance with CMOS interconnects is 2000
cm2/s (point "a") and 7000 cm2/s (point "b") for CMOS interconnect driven by
minimum-sized driver and 5× driver, respectively.
larger than the delay of CMOS interconnects as short as one gate pitch. Also phonon-
ballistic interconnects are slower than CMOS interconnects since the speed of phonons
in graphene is around 20 Km/s. Spin-drift interconnects with Ielec = 10 µA, µ0 =
104 cm2/Vs, and λ = 1 µm are faster than diffusion interconnects but slower than
CMOS interconnects. Ballistic interconnects are faster than CMOS interconnects
driven by minimum-sized CMOS drivers. However, spin-ballistic interconnects are
only slightly slower compared to CMOS interconnects driven by a 5× CMOS driver
if the interconnect is longer than four gate pitches.
To obtain equal performance in post-CMOS logic, interconnects in emerging logic
have to be shorter. This can be achieved if new switches are made smaller than Si
FETs and/or fewer gates are needed to do the same task; both of these factors scale
down circuit area and hence interconnect length.
One can derive the area-scaling factor needed in the new logic to achieve an equal
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performance as the CMOS logic. This is obtained by equating the delays of the novel
and CMOS interconnects. The area-scaling factors obtained for novel technologies
do not take device delays into account and, therefore, denote only optimistic values
of area-scaling factors. The required area-scaling factors would be more severe if
intrinsic device delays were taken into account. Assuming that the gate pitch in the
new logic is scaled by a factor of Lp,CMOS/Lp,newlogic (Lp is the gate pitch) and that the
number of gates needed to implement a logic function is scaled by NCMOS/Nnewlogic,













Figure 23 shows the area-scaling factor versus interconnect length when the CMOS
interconnect is driven by a minimum-sized CMOS driver. From this figure, it can be
seen that the required area-scaling factor for ballistic interconnects is the lowest.
This means that for spin-ballistic interconnects a larger circuit area may be tolerated
without any delay penalty. Diffusion and ballistic interconnects for temperature as
the state variable are considerably slower than the CMOS interconnects; therefore,
the area-scaling factor required of them is the largest amongst all the particle-based
interconnects. The required area-scaling factor increases with interconnect length
for spin-diffusion and phonon-diffusion interconnects. However, for drift and ballis-
tic interconnects the required area-scaling factor increases with interconnect length
for short interconnects and then begins to decrease for longer interconnects. This
behavior of area-scaling factor with interconnect length for ballistic and drift inter-
connects results from the fact that the delay of CMOS interconnects increases more
rapidly with increasing interconnect length as compared to the delays of ballistic and
drift interconnects. For longer interconnects, the delay of CMOS interconnects shows
a super-linear dependence on the interconnect length, while the delay of perfectly
ballistic and drift interconnects increases only linearly with interconnect length.








































Figure 23: Area-scaling (AS) factors of various particle-based novel interconnects
versus interconnect length in gate pitches. The CMOS driver size is W/L=1.
performance when compared with the CMOS system at the minimum and 5× driver
sizes. Area-scaling factors for various interconnects are tabulated for an interconnect
that is 10 gate pitches long. The size of the CMOS driver has a significant impact
on the area-scaling factors required for the new logic to match the performance of
the CMOS system. The area-scaling factors for most novel interconnects are much
greater than unity. Such large area-scaling factors may be very demanding for the
new logic technology. This may mean that the new circuits may operate at a lower
speed. To mask the delay of interconnects in the new logic, smart architectures that
favor parallel processing are highly desired. Apart from the speed limitations, there
may be other factors which may limit the potential use of interconnects discussed
here. For example, in the case of ballistic interconnects, it is required that the mean
free path of the electron be long enough to support ballistic transport of information
at all interconnect lengths. Further, the spin-flip length of the electrons, in the case of
spin interconnects, must be large enough to avoid significant decay in concentration
as the electrons move through the interconnect.
48
Table 6: Area-scaling factors of various particle-based interconnects to match in per-
formance with CMOS interconnects. W/L denotes the width-to-length ratio of the
CMOS driver. The values in the table are obtained for an interconnect of length 10
gate pitches.
Interconnect Type W/L=1 W/L=5
Spin diffusion 10.7 32.5
Spin ballistic 0.13 1.35
Spin drift 0.91 9.56
Thermal diffusion 87.5 283.5
Thermal ballistic 206.6 2162.3
The energy dissipation of particle-based interconnects is plotted in Figure 24. For
reference, the energy dissipation, 1/2CV2, of the CMOS system is also plotted at the
2024 technology node. Energy dissipation of spin diffusion, drift, and ballistic inter-
connects is plotted for perfect spin-injection efficiency to obtain a lower bound on
their energy dissipation. The number of conduction channels for spin interconnects
implemented with graphene is assumed to be unity. The energy dissipation of ballistic
interconnects is lowest among all particle-based interconnects. This is because the
pulse width of the electric current used for spin injection is much lower in the case
of ballistic interconnects owing to the high Fermi velocity of electrons in graphene.
Spin-diffusion interconnects have a lower energy dissipation compared to CMOS in-
terconnects for interconnect lengths up to seven gate pitches. Spin-drift interconnects
are more energy efficient compared to CMOS interconnects for interconnect lengths
up to 55 gate pitches. Spin-drift interconnects are also more energy efficient compared
to spin-diffusion interconnects for interconnects longer than one gate pitch. This is
because of the lower drift-interconnect delay, which reduces the requirement on the
pulse width of the electrical current, and thereby helps to lower the ohmic energy
dissipation of drift interconnects. Phonon-diffusion interconnects have a lower energy
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Figure 24: Energy dissipation of particle-based interconnects versus interconnect
length in gate pitches. Also plotted is the energy dissipation of CMOS interconnects
at the 2024 technology year.
2.3.2 Wave-based interconnects versus CMOS interconnects
The delay associated with wave-based interconnects is plotted as a function of the
interconnect length in Figure 25. The delay associated with switches in the new
technology is again neglected to establish an upper bound on the performance of
novel interconnects. It can be seen from Figure 25 that plasmonic interconnects are
orders of magnitude faster compared to CMOS interconnects as well as other novel
interconnects. This is because the propagation speed of plasmons can be comparable
to the speed of light in the dielectric medium of the plasmon waveguide.
The delay through the spin-wave-bus interconnects is plotted for propagation
speeds of 104m/s (realistic value) and 105m/s (optimistic value). It can be seen from
Figure 25 that spin-wave-bus interconnects are always slower compared to CMOS
interconnects. To obtain an equal performance as CMOS interconnects, circuits uti-


























Figure 25: Delay versus interconnect length for wave-based interconnects.
The required area-scaling factor for spin-wave-bus interconnects is plotted in Fig-
ure 26. When compared with CMOS interconnects driven by minimum-sized drivers,
an area-scaling factor of ≈ 8× is required for spin-wave-bus interconnects having a
propagation speed of 105 m/s, while an area-scaling factor of approximately 800×
is required for spin-wave-bus interconnects having a propagation velocity of 104 m/s
at a CMOS-interconnect length of 10 gate pitches. The required area-scaling factor
shoots up by 10× when spin-wave-bus interconnects are compared with CMOS inter-
connects driven by 5× drivers. Such large area-scaling factors are quite challenging
for spin-wave-bus circuits. In addition, the scalability of spin-wave-bus interconnects
below the spin wavelength poses a significant challenge [105]. While the width and
the thickness of a spin-wave-bus interconnect can be scaled down to several nanome-
ters, to make the interconnect length shorter, the wavelength must be reduced. A
representative value of the spin wavelength based on defect tolerance is estimated to
be 100 nm [105]. Hence, the concept of scaling the footprint of the device to shorten
the interconnect length may not be viable in spin-wave-bus circuits.
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Figure 26: Area scaling versus interconnect length in gate pitches for spin-wave-bus
interconnects. Two wave velocities are considered: (i) νSWB = 104m/s (realistic) and
(ii)νSWB = 105m/s (optimistic). Two driver sizes for CMOS interconnects are also
considered: (i) W/L = 1(minimum-sized driver) and (ii) W/L = 5 (5× the minimum-
sized driver).
length is plotted in Figure 27. It can be seen from Figure 27 that although the
intrinsic energy dissipation of the spin-wave-bus interconnects is lower than that of
CMOS interconnects, the energy needed to excite spin waves can reduce the overall
energy efficiency of spin-wave-bus interconnects. Plasmonic interconnects are more
energy efficient up to a certain critical length that is determined by the propagation
length of the plasmon through the plasmonic interconnect. The implementation of
plasmonic interconnects at the local level requires plasmonic switches to avoid the
energy and circuit-area overheads associated with signal conversion between electrical
and plasmonic domains [179].
Performance factor (PF), energy factor (EF), and energy-delay-product factor
(EDPF) for all novel interconnects are tabulated in Table 7 at an interconnect of
length 10 gate pitches. Performance (Energy) Factor is defined as the ratio of the
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Figure 27: Energy dissipation versus interconnect length for wave-based intercon-
nects. The propagation length of plasmons is assumed to be 3 µm. Two driver sizes
for CMOS interconnects are considered: (i) W/L = 1(minimum-sized driver) and (ii)
W/L = 5 (5× the minimum-sized driver).
same interconnect length. The energy-delay-product factor for a novel interconnect
is defined as the product of its performance and energy factors at the same inter-
connect length. The performance factor for most interconnects (except plasmonic
interconnects) is lower than unity. The energy factors of spin-diffusion and spin-wave
bus interconnects is lower than unity. The results provided in Table 7 represent opti-
mistic values as the device non-idealities in the new logic are not taken into account.
The area-scaling factor to obtain the results in Table 7 is assumed to be unity. These
numbers are expected to improve if the novel logic is scaled in area with respect to
the CMOS logic.
2.4 System-Level Communication Metrics
Several communication metrics are used to benchmark the performance of intercon-
nects. These metrics include delay, bandwidth, bandwidth-density per unit delay,
power, and energy-per-bit. However, conventional interconnect metrics may not be
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Table 7: Performance, energy, and energy-delay-product factors of various novel in-
terconnects. Values are quoted at an interconnect length of 10 gate pitches and for a
CMOS driver channel width-to-length ratio W/L = 5.
Interconnect PF EF EDPF = EF × PF
Spin diffusion 0.03 0.83 0.025
Spin ballistic 0.86 23.24 20
Spin drift 0.32 4.82 1.56
Thermal diffusion 0.0038 4.04 0.015
Spin-wave bus (vSWB = 105m/s) 0.11 1.2×10−5 1.29×10−6
Plasmonic 122.6 6.03 739.1
very useful to benchmark new logic against the CMOS logic as the new logic switches
can have drastic differences from the CMOS switches in terms of their delay, footprint,
energy, and communication medium. Meaningful interconnect metrics that take into
account the differences in novel logic families must be identified and defined to provide
a universal platform for comparing interconnect aspects of various switches.
In this research, we use the following set of communication metrics to benchmark
the various novel technologies against the CMOS technology:
• Signal-drive distance
• Clock locality
• Number of 2-input NAND gates accessible in one-clock cycle
• Square-bandwidth per unit area
Signal-drive distance (SDD) is a more powerful, scalable metric to understand the
increasing wire delays and was first discussed by Doug Matzke in 1997 [141]. SDD
is defined as the interconnect length for which the delay through that interconnect
segment matches the intrinsic gate delay. SDD determines the relative balance of
the speeds of switch and the interconnect. As the interconnect delay increases, SDD
decreases necessitating the insertion of buffers in the design for optimal signal delay.
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Conversely, a larger SDD means that there is less disparity in the delays of devices and
interconnects. Another metric called the clock locality (CL) is also used to identify the
growing interconnect problems in gigascale integration. CL represents the distance
beyond which there is a need to insert a register in the design to resynchronize the
signal with the local clock [141]. Consequently, a smaller value of CL means that the
wire delay is a significant percentage of the overall signal delay. Assessing the number
of 2-input NAND gates accessed in one-clock cycle for different technologies takes into
account the varying footprints or area scaling of switches in the given technology.
Square-bandwidth per unit area is a measure of the number of token escapes per unit
area. It is obtained by multiplying the number of communication channels in the
X-direction with the number of communication channels in the Y-direction in a 2-D
paradigm. However, square-bandwidth per area must be modified in order to take
into account the fact that same gates in different logic may differ in size. In other
words, difference in switch density must be incorporated in this metric. Hence, the
metric "square bandwidth per switch". This metric largely depends on area-scaling
factor and the actual switch delays in the new technology. Hence, its actual value
cannot be calculated without specific details concerning gate size and delays in the
new technology. Therefore, we restrict ourselves to the metric "square-bandwidth per
unit area" in this research.
To determine the system-level communication metrics for various novel technology
options, the maximum allowable clock frequency needs to be first determined. As-
suming that the longest local interconnect in the circuit has a time delay, tlongest,INT ,
that is no greater than 25% of the clock period, the minimum allowable clock period,
tmin,CLK, is obtained as
tlongest,INT = 0.25tmin,CLK, (40)
where the longest interconnect in gate pitches is equal to 2
√
N in a circuit block
with N gates. In Figure 28, the maximum allowable clock frequency for each novel
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technology is plotted as a function of the number of gates in the circuit that are
considered to be at the local level. The plasmonic system has the largest value of the
maximum allowable clock frequency, while the phonon-diffusion system has the lowest
value of the maximum allowable clock frequency. For diffusion-based novel systems,
the maximum allowable clock frequency degrades as 1/N, where N is the number of
gates in the logic block. For all other novel logic systems, the maximum allowable
clock frequency degrades as 1/
√
N. Hence, from the perspective of clock frequency
and bandwidth requirements, it may be important to have a small circuit size for the
novel logic. However, smaller circuit size for the novel logic would require additional
circuitry (and hence circuit area) for signal conversion into electrical domain. In
addition, a smaller circuit area for novel logic would also mean additional power-
overhead associated with signal conversion. Both circuit-area and power overheads
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Figure 28: Clock frequency versus the number of gates in the logic block for various
novel interconnects.
At the 2024 technology node, the on-chip local-clock frequency in the CMOS
technology is ≈ 16.64 GHz as predicted by the ITRS [1]. The intrinsic delay of an
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inverter driving only its parasitic load at the 2024 CMOS technology is roughly 0.27
ps, which is ≈ 225× smaller than the on-chip clock period. Likewise, we can assume
that the delay of an inverter in the new technology is 225× smaller than the on-
chip clock period. Choosing the number of gates in the novel logic to be 103, the
system-level communication metrics for various novel interconnects are provided in
Table 8. It is assumed that the area-scaling factor of each novel technology is equal to
unity. The system-level communication metrics for CMOS system are also provided
in Table 8. For CMOS interconnects, both the intrinsic delay of the interconnect
and the impact of source resistance on the interconnect capacitance are taken into
account. Amongst the various particle-based novel systems, spin-ballistic systems
have the best square-bandwidth per unit area, and its value is even better than that
in the case of CMOS interconnects. This conclusion is true if the upper bound on the
circuit size of the spin-ballistic system is 1000 gates. The square-bandwidth per unit
area scales as 1/N2 for diffusion-based systems, while it scales as 1/N for other novel
systems. Hence, for a bigger circuit size the system-level communication metrics for
novel technologies will degrade. Further, a better value of SDD in the case of novel
systems when compared against CMOS systems only indicates that there is more
disparity in the delays of interconnects and devices in the CMOS system than in the
novel-logic system.
The actual values of the system-level communication metrics are highly dependent
on the precise value of the clock frequency, the switch delay, and the switch footprint.
However, if the increase in on-chip clock frequency is not augmented with a decrease
in the interconnect delay, then the system-level metrics will be adversely affected and
shall necessitate inserting more buffers and registers in the design.
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Table 8: System-level communication metrics for novel interconnects for a circuit size
of 1000 gates. Gate pitch is assumed to be 140 nm. No area scaling is considered
for the novel technology. Hence, the footprint of a 2-input NAND gate in the novel
technology is the same as that in the CMOS technology. CC stands for clock cycle.
SQ-BW stands for square bandwidth.
Interconnect SDD CL (NAND gates)/CC SQ-BW/area
(GHz/nm)2
CMOS (electrical) 1 92 9.24×104 5.52×105
Spin diffusion 8.4 126.5 1.7×105 33
Spin ballistic 1.12 253 6.86×105 106
Spin drift 1.12 253 6.86×105 2.68×104
Phonon diffusion 8.4 126.5 1.7×105 0.753
Phonon ballistic 1.12 253 6.86×105 641
Spin-wave bus 1.12 253 6.86×105 1.56×104
(vSWB = 105m/s)
Plasmonic 1.12 253 6.86×105 1.1×1010
2.5 Conclusions
Interconnects impose major limitations in charge-based technology by consuming
more than 50% of dynamic power in a microprocessor. In addition, interconnects also
add delay to critical path and add noise and jitter to signals. Future device that are
aimed towards using alternate state variable for information processing must be able
to communicate their corresponding state variable in a fast and energy-efficient way
at least locally. Otherwise, the energy and circuit-area overheads needed for signal
conversion is going to be prohibitive for the new technology. A set of physical trans-
port mechanisms are identified that may be employed to carry information encoded
in various novel state variables. To provide a generic platform to compare emerging
alternate technologies, the state variable is mapped against its corresponding trans-
port mechanism. The particle-based transport mechanisms that are considered in this
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research are diffusion (neutral and charged state variables), drift (charged state vari-
ables), and ballistic (neutral and charged state variables) transport. Amongst wave-
based transport mechanisms, communication via spin waves and plasmonic waves has
been considered in this research.
Physical models of performance and energy dissipation are developed for each
transport mechanism as a function of the interconnect length in the system. An upper
bound on the performance and energy dissipation of novel interconnects is obtained.
It is found that most novel interconnects are relatively slow compared to their CMOS
counterparts. Circuits utilizing alternate state variables can be competitive in terms
of speed only if the interconnect lengths in them are shorter compared to those in
CMOS circuits. Shorter lengths can be obtained (i) if the gate pitch of the new
switches is scaled with respect to CMOS switches, and/or (ii) fewer switches are
needed in the new logic to do the same task. Area scaling of new logic is defined as
the ratio of the area of CMOS circuit and the new circuit (both of which implement
the same function). It is found that new switches must be comparatively smaller in
area. Area-scaling factors obtained for most novel interconnects are much larger than
unity, which is quite challenging to achieve for new logic technologies.
System-level communication metrics such as signal-drive length, clock locality,
number of 2-input NAND gates accessed in one-clock period, and square-bandwidth
per switch are identified for the CMOS system and the new logic. For a circuit size
of 1000 gates in the new logic, it is found that both signal-drive distance and the
clock locality are superior in the case of novel logic systems as compared to those
in the CMOS system. This is because there is a greater disparity in the device and
interconnect delays in the CMOS system than in the novel logic systems for a clock
period 4× the delay of the longest interconnect in a circuit consisting of 1000 gates
for the novel logic. Improvements in signal-drive distance and clock locality for new
interconnects come at the cost of lower square-bandwidth per unit area. The absolute
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values of the metrics obtained in this thesis depend on the value of clock period chosen
for the new logic. But it does not affect the conclusion that interconnect delays affect
system-level metrics negatively. Moreover, if the increase in the chip clock frequency
is not augmented with a decrease in the interconnect delay, then the system-level
metrics will be adversely affected and shall necessitate inserting more buffers and
registers in the design.
Novel logic with alternate state variables is likely to use a hybrid of new intercon-
nects and electrical interconnects. While local interconnects shall be utilizing novel
transport mechanisms for information transfer to avoid energy and circuit overhead
associated with signal conversion, global interconnects are likely to be electrical.
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CHAPTER III
MODELING TRANSPORT PARAMETERS IN SPIN
INTERCONNECTS IN THE PRESENCE OF SIZE
EFFECTS
Amongst the various novel state variables currently being researched for post-CMOS
devices, electron spin is the most studied with proven advantages in terms of non-
volatility, robustness, and storage density [9]. However, the potential advantages of
electron-spin logic may be fully materialized only if electron spin is used both as an
input and output of the new spin-based devices. If electron spin is used to solely con-
trol the flow of electric current in the new devices, then the same physical laws that
are applicable to charge-based electronics will also be applicable to spin-based elec-
tronics. As described in Chapter II, electron spin may be communicated between spin
devices in a spin fabric via an interconnect using diffusive, ballistic, quasi-ballistic,
or drift transport mechanisms. The performance and the energy dissipation of spin
interconnects is limited by material parameters of interconnects, such as the electron
diffusivity, mobility, and the interconnect electrical resistance1. These material pa-
rameters degrade in the presence of size effects, particularly at narrow dimensions of
the interconnect. As the dimensions of the on-chip interconnects shrink and become
comparable to the electron mean free path, the scatterings of electrons at the surfaces
and the grain boundaries are enhanced. These scatterings tend to lower the diffu-
sivity and the mobility of electrons in materials, while increasing the interconnect
resistivity. Therefore, size effects must be properly accounted for future technology
1
For non-magnetic materials that will be used as interconnects in spin logic, the spin transport
parameters are the same as the electron transport parameters.
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generations to quantify the advantages, challenges, and limitations of the spin-based
technology. While our primary intent is to use the results obtained in this chapter to
quantify the limits of interconnects, these models can also be used by device engineers
to analyze the performance of spin devices.
There are several non-magnetic materials that can serve as conduits of spin infor-
mation in all-spin logic (ASL). Metallic conductors such as copper and aluminum have
high conductivity and may help to overcome the issue of "conductivity mismatch"2
between the transmitting magnet and the interconnect. The process technology for
fabricating metallic conductors in ICs is quite mature and reliable.
The new carbon-based material graphene looks promising for interconnect and
device applications in spin logic. This is because (i) graphene has a long electron
mean free path (MFP), which directly translates into a high value for the electron
diffusivity and mobility [70], [71]; (ii) using graphene as both the device and the inter-
connect may reduce the number of metal-to-graphene connections and may improve
the performance of the circuit by eliminating some contact resistances; (iii) the spin-
orbit coupling in graphene is quite weak because of the low atomic number of carbon
Z = 6 [88] because of which the spin-relaxation length in graphene can be quite long.
However, patterning graphene into narrow ribbons with smooth edges is a daunting
challenge that needs to be addressed to materialize the potential of graphene for fu-
ture technologies. The presence of edge roughness may degrade the mobility and the
diffusion coefficient of electrons in graphene by an order of magnitude or more [180].
Semiconductor materials like silicon (Si) and gallium arsenide (GaAs) may also be
used as both interconnects and devices in an all-spin logic. Silicon has been reported
to have a long spin-relaxation length that can be tuned via the doping concentration.
2
Conductivity mismatch refers to the difference in the conductivities of the spin-injecting magnet
and the interconnect. The conductivity of semiconductors is much lower than that of the metallic
ferromagnet, hence the efficiency of spin injection is drastically reduced in semiconductors.
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GaAs is one of the most studied semiconductors for potential applications in spin-
tronics. This is because it is easy to optically orient electrons in GaAs as it is a direct
bandgap material [165], [55], [220].
In the next subsections, the physical models of electron mobility, diffusivity, and
material resistivity for various materials are described.
3.1 Metallic conductors
Metallic conductors such as copper and aluminum may serve as spin interconnects in
both conventional and non-local spin valves. The mobility of carriers in the intercon-
nect is related to the effective resistivity of the interconnect material, σeff, and the











F1/2 (ηF) , (42)
where h is the Planck’s constant, m∗ is the effective mass of electrons in the ma-
terial, kBT is the thermal energy, F1/2 is the Fermi-Dirac integral with order 1/2,
ηF is the Fermi energy normalized to the thermal energy. The effective resistivity
of metallic conductors in the presence of grain-boundary scattering is given by the
Fuchs-Sondheimer model [204]. In the presence of side-wall scatterings, the Mayadas-
Shatzkes model [142] is used. The combined effect of the grain-boundary and the
































where ρ0 is the bulk conductor resistivity, λ is the bulk MFP of the electrons, W is
the width of the conductor, d is average separation of the grain boundaries, R is the
fraction of electrons scattered by the potential barrier at the grain boundary, p is the
fraction of the electrons scattered specularly at the surface, and AR is the aspect ratio
of the conductor. A list of the values of R for Cu extracted from experiments is given
in Table 9. Table 10 shows the extracted values of R in aluminum. Only spin-valve
experiments are considered. The value of sidewall specularity has been chosen to be
either zero or 0.2 for extracting the values of R in Cu and Al. This is because the
Cu/Ta interface is diffuse owing to a mismatch in the Fermi surfaces of Cu and Ta
[186]. This leads to mostly diffuse sidewall scatterings in the case of copper. Hence,
the value of p is relatively low for Cu interconnects. Further, the separation between
the grain boundaries has been taken to be the minimum of the width or the thickness
of the interconnect. For Al interconnects, similar assumptions are made.
Table 9: Extracted values of grain-boundary reflectivity, R, in copper.
Reference Value at p = 0 Value at p = 0.2
F.J. Jedema et al, 2003 [93] 0.145 0.20
S. Garzon et al, 2005 [69] 0.65 0.66
Y. Ji et al, 2006 [95] 0.71 0.72
T. Kimura et al, 2008 [112] 0.48 0.51
X.J. Wang et al, 2009 [236] 0.19 0.23
H. zou et al, 2010 [251] 0.48 0.51
Table 10: Extracted values of grain-boundary reflectivity, R, in aluminum.
Aluminum
Reference Value at p = 0 Value at p = 0.2
F. J. Jedema et al, 2002 [92] 0.849 0.851
F. J. Jedema et al, 2003 [93] 0.011 0.084
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Figure 29 shows the interconnect resistivity of Cu and Al versus the grain-boundary
reflectivity at interconnect widths of 7.5 nm and 15 nm. Fully specular reflections at
sidewalls are assumed. As the grain-boundary reflectivity, R, increases from 0.2 to
0.8, the effective resistivity of Cu increases by 8× and 10× for W = 15 nm and 7.5
nm, respectively. The corresponding increase in the effective resistivity of Al is 4.5×
and 6× for 15 nm and 7.5 nm wide interconnects, respectively. Hence, size effects
deteriorate the resistivity in Cu more than that in Al. In addition, the effective re-
sistivity of Cu exceeds that of Al for all values of R ≥ 0.2 at W = 7.5 nm even with





Figure 29: Effective resistivity of metallic conductors normalized to the bulk resis-
tivity versus grain-boundary reflectivity. Increase in the resistivity of Cu is 10× and
that of Al is 6× as R increases from 0.2 to 0.8 for W=7.5 nm (indicated by dashed
red arrows).
The impact of sidewall specularity on the effective resistivity of metallic intercon-
nects is examined in Figure 30. The impact of sidewall scatterings in changing the
overall resistivity is only minimal compared to that of grain-boundary scatterings.
Further, as the value of p has been realistically assumed to lie between zero and
0.2, it can be established that it is essentially the grain-boundary scatterings that
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will determine the effective resistivity for Cu and Al. It can be seen from Figure 30
that as p changes from 0.2 to zero (diffusive sidewall scatterings), the increment in
the effective resistivity of Cu is only 1.2× at W = 7.5 nm, even in the absence of
grain-boundary scatterings.
Figure 30: Effective resistivity of metallic conductors normalized to the bulk resistiv-
ity versus sidewall specularity. The impact of p in changing the effective resistivity
of Cu and Al is only minimal even in the absence of grain-boundary scatterings (in-
dicated by dashed black lines).
The mobility of carriers in Cu and Al as obtained in Eq. (41) is plotted as a
function of the interconnect width at various values of the size-effect parameters in
Figure 31. The values of the material parameters in the bulk to evaluate the transport
parameters in Cu and Al are provided in Table 11. The best-case electron mobility
in Cu is 44 cm2/Vs, while that in Al is 13 cm2/Vs. The best-case values do not
scale with interconnect width. For a sidewall specularity p = 0.2 and an average
grain-boundary reflectivity R = 0.5, the mobility of electrons in Cu degrades to 4
cm2/Vs and that in Al degrades to 2.8 cm2/s for an interconnect width of 7.5 nm.
The degradation in the electron mobility of Cu interconnects is more than that of Al
interconnects for similar size-effect parameters.
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Table 11: Material parameter values for copper and aluminum interconnects.
Parameter Copper Aluminum
Bulk resistivity, ρ0 (µΩ-cm) 1.7 2.75
Mean-free-path, λ (µm) 0.04 0.014
Fermi energy, Ef (eV) 7 11.63
Density of electrons at Fermi level, n3D (cm−3) 8.5×1022 1.8×1023
Fermi velocity, vf (cm/s) 1.57×108 1.55×108




















Cu (R=0, p=1) 
Cu (R=0.5, p=0.2) 
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Figure 31: Mobility of electrons in Cu and Al interconnects as a function of the
interconnect width for various size-effect parameters.
The relationship between the electron mobility, µ, and the diffusion coefficient,










where DOS(E) is the energy-dependent density of states of a three-dimensional con-









where m∗ is the effective mass of electrons in the material, and h̄ is the reduced
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Planck’s constant. Using (44a) and (44b), the diffusion coefficient of electrons for





Figure 32 shows the electron diffusion coefficient in Cu and Al versus the intercon-
nect width in the presence of size effects. The best-case electron diffusion coefficient
in the case of Cu is ≈ 200 cm2/s, while in the case of Al it is ≈ 100 cm2/s. For
interconnect width W = 7.5 nm, the electron diffusion coefficient in Cu degrades to
18 cm2/s for R = 0.5 and p = 0.2. For the same parameters, the value of electron
diffusion coefficient is 21 cm2/s in Al, which is slightly more than that in Cu. Hence,
this result corroborates the fact that size effects degrade the transport parameters in
Cu more than those in Al.
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Figure 32: The diffusion coefficient of electrons in Cu and Al versus the interconnect
width for various size-effect parameters. For interconnects narrower than 20 nm,
electron diffusion coefficient in Al becomes better than that in Cu for R = 0.5 and
p = 0.2.
The impact of sidewall scatterings on the electron diffusion coefficient in Cu and
Al is examined in Figure 33. The electron diffusion coefficient in metals is not much
68
changed with sidewall specularity between zero and 0.2. A similar trend of electron
mobility and effective material resistivity for metallic conductors on sidewall specular-
ity was obtained earlier. The electron diffusion coefficient in Cu and Al is ≈ (45-50)
cm2/s at R = 0 and W = 7.5 nm. The value of electron diffusion coefficient degrades
to ≈ 20 cm2/s at R = 0.5 and W = 7.5 nm. In addition, the value of electron diffusion
coefficient in Cu becomes slightly lower than that in Al for R = 0.5.


























D ~ 45-50 cm2/s 
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Figure 33: Diffusion coefficient in Cu and Al versus the sidewall specularity at an
interconnect width of 7.5 nm for two values of grain-boundary reflectivity: (i) R = 0
and (ii) R = 0.5. Only a variation from zero to 0.2 for the sidewall specularity has
been considered in accordance with the results from experiments.
3.2 Graphene
Graphene is a promising new material with potential applications for both spintronic
devices and interconnects. Graphene offers a long electron MFP due to the limited
phase space for scattering of electrons. Electron mobilities as large as 200,000 cm2/Vs
in 2D suspended graphene have been experimentally obtained [22]. However, many
experiments also quote limited electron mobilities in graphene of the order of 1000
cm2/Vs. The mobilities in these samples are limited by Coulomb scatterings due
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to charged impurities in the substrate and/or due to resonant scatterers that induce
mid-gap states in graphene [72]. Table 12 is a survey of the transport parameters
obtained experimentally in graphene.
Table 12: A survey of experimental values of the electron mean free path and mobility
in graphene.
Reference Substrate W (nm) λ (nm) µ (cm2/Vs)
X. Wang et al, 2008 [235] SiO2 2.5 10 2000
W. Han et al, 2009 [79] SiO2 1900 67 –
X. Du et al, 2008 [53] suspended 1400 1000 105 (T=100K)
K.I. Bolotin et al, 2008 [22] suspended 3000 1200 2.3×105
J.L. Tedesco et al, 2009 [221] SiC (0001̄) 104 – 1.5× 105
T. Shimizu et al, 2011 [195] SiO2 100 (100-300) –
A. Venugopal et al, 2011 [230] SiO2 180 – 2000
D.B. Farmer et al, 2011 [64] SiC (0001) 1000 20 3000
There are several scattering mechanisms that limit the electron MFP in graphene.
While the intrinsic sources of scatterings in graphene at finite temperature are due to
acoustic and optical phonons, the extrinsic sources of scatterings are related to the







where ρm is the mass density of graphene (=7.6×10−7 Kg/m2), vf is the Fermi velocity
of electrons, vs is the speed of acoustic phonons (=20 Km/s), Ns is the concentration
of electron gas in graphene, and DAC is the acoustic deformation potential. There is
considerable uncertainty in the value of DAC quoted in literature with typical values
ranging from 6 eV to 30 eV [170]. Typically, DAC is extracted from low-temperature
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measurements assuming that the resistivity at low temperature is linearly propor-
tional to temperature. The slope of the linear relationship between electrical resistiv-
ity and temperature is proportional to D2AC. However, this experimental procedure
can only only provide an “effective" DAC since the substrate effects on electrical mea-
surements cannot be isolated even at low temperatures [125].
Scattering of electrons by non-polar optical phonons in graphene has an associated
electron MFP which depends on the optical phonon energy and the electron-phonon
coupling factor in addition to the electron energy and concentration. The electron
MFP for scatterings by optical phonons is separated into two components representing



















where h̄ωOP is the optical phonon energy (=160 meV), DOP is the optical defor-
mation potential, NOP,abs and NOP,emm are the phonon occupation numbers given
by Bose-Einstein statistics for absorption and emission process, respectively. The
emission process can only occur for electron energies greater than the energy of the
optical phonon. The typical range of DOP used in literature is (1-4)×109 eV/cm [170],
[198], [63]. Away from the Dirac point where vacancies and inherent corrugations in
graphene create localized states leading to a logarithmic correction in the density of
states, it is phonons that set the upper limit on the electron MFP in graphene at any
given temperature and finite carrier concentration.
The phonon-limited electron MFP in graphene is shown is Figure 34 as a function
of carrier concentration for room temperature. The material parameters chosen for
the simulation are provided in the legend. For low carrier concentration, the acoustic
phonons limit the electron MFP in graphene. Once the optical-phonon emission
process is activated for Ns > 3 × 1012 cm−2, the net intrinsic MFP in graphene is
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limited by optical phonon scatterings. At Ns = 5 × 1011 cm−2, the MFP is 1.6 µm
at R.T. for the material parameters chosen. If DAC is chosen to be 10.5 meV, the
electron MFP for the same carrier concentration will turn out to be 1.2 µm, which
matches perfectly with the experimental result obtained by Bolotin & coworkers for





















onset of optical phonon
emission process
T = 300K
DAC = 9 eV
DOP =  10
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EOP = 160 meV Optical(absorption)
Figure 34: Electron mean free path limited only by intrinsic scattering sources in
graphene versus carrier concentration at R.T.
The presence of charged impurities in the vicinity of the 2DEG in graphene sheet
leads to a shift in the σ − Vg characteristics of graphene along the Vg axis. There
is always an inhomogeneity in the distribution of charges in graphene; this lateral
inhomogeneity leads to an inhomogeneous distribution of the electrical properties of
graphene, such as the electron MFP and the electron mobility. A recent experiment
conducted by Giannazzo and coworkers in 2011 [72] to locally probe the charged impu-
rity distribution using AFM in a wide graphene flake deposited on various substrates
conclusively shows that the average density of charged impurities in SiO2 is more than
that in the case of SiC and STO substrates. A survey of the average concentration
of charged impurities experimentally measured for graphene on various substrates is
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given in Table 13. The table also shows the root mean square (RMS) of the surface
roughness of the substrate. The surface roughness of the substrate is responsible for
the creation of the electron-hole puddles, and a reduction in the surface roughness
of the substrate could potentially lead to a reduction in the spatial distribution of
charged impurities.
Table 13: Concentration of charged impurities and the root mean square of the surface
roughness in graphene on various substrates. Data collected from [72], [48].
Substrate CI concentration (cm−2) RMS of surface roughness (nm)
SiO2 (1.3-1.8)×1011 0.16±0.05
SiC (0.6-1)×1011 0.17±0.05
SrTiO3 (STO) (0.7-1.3)×1011 0.2±0.05
h-BN < 7× 1010 ≈ 0.03
The electron MFP in graphene limited due to charged-impurity (CI) scatterings











where κ is the average between the permittivity of the substrate and vacuum, Z is
the net charge of the impurity, NCI is the concentration of the impurity, and Ns is
the two-dimensional carrier concentration in graphene. From the above equation, it
is clear that the electron MFP due to CI scatterings increases if the permittivity of
the substrate is higher. This is because a high-κ substrate can efficiently screen the
Coulomb potential of the charged impurities. However, once the charged-impurity
scattering is reduced, other sources of scattering particularly due to the surface polar
phonons (SPP) in the substrate become more prominent. Due to the polar nature of
the substrates used for graphene, a long-range polarization field that is associated with
the lattice vibrations of the substrates gets electrostatically coupled to the electron
73
gas in graphene. Even though SPP scattering also exists in the case of metal oxide
semiconductor field effect transistors (MOSFETs), it is relatively more important in
the case of graphene because of the much small vertical dimension of the graphene
















where β ≈ 0.153×10−4 eV, z0 = 0.35 nm (separation between the graphene sheet and







, and χ ≈ 10.5. The index i denotes
the polar phonon mode of the substrate, NSPP,i is the Bose-Einstein filling number
of the ith phonon mode, and F2i is the Froehlich constant of the ith mode. The
Froehlich constant determines the magnitude of coupling between the electrons and
the phonons. Substrates with a weak polarizability and higher phonon frequencies
would lead to lesser electron-SPP scatterings. Further, the electrostatic coupling
between the polar phonons of the substrate and the 2DEG in graphene becomes
exponentially weaker with the spacing between the graphene sheet and the substrate.
Hence, the electron MFP limited by SPP scatterings is ≈ 1.2 µm for a graphene sheet
suspended 1 nm above h-BN versus an electron MFP of ≈ 0.9 µm for a graphene
sheet directly on top of h-BN for an electron concentration Ns = 5 × 1011 cm−2.
Table 14 shows the parameters for SPP scattering for graphene on various substrates
along with the electron MFP associated with SPP scatterings at R.T. for an electron
concentration of 5×1011 cm−2. The SPP-scattering-limited MFP is the best in the
case of h-BN substrate (≈ 960 nm), while it is the lowest for HfO2 substrate (≈ 30
nm).
The presence of resonant scatterers (RS) leads to a very weak D-peak in Raman
measurements, where the intensity of the peak is directly related to the concentration
of atomic-scale defects. In addition to adsorbates, inherent vacancies in graphene
can also show D-peak in Raman measurements. Vacancies in graphene give rise to
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Table 14: Parameters for surface-polar-phonon scattering in graphene for various
substrates. Data collected from [170] and references therein. The electron MFPs are
provided for R.T. at an electron concentration of 5× 1011 cm−2.
Property SiO2 SiC STO h-BN HfO2
κsub 3.9 9.7 330 5.09 22
E1 (meV) 58.9 – 57 101.7 21.6
E2 (meV) 156.4 116 92 195.7 54.2
F21 (meV) 0.237 – 0.67 0.258 0.304
F22 (meV) 1.612 0.734 1.082 0.52 0.293
λSPP1 (nm) 229 – 75.7 961 42.7
λSPP2 (nm) 1125 564 162.1 15000 156.6





where R0 is the radius of the RS ≈ 2a, where a is the bond length of graphene, and
R1 is the average distance between the scatterers. For a concentration of resonant
scatterers NRS, R1 can be approximately given as 1/
√
NRS. A Value of 1010 cm−2 has
been experimentally measured for NRS on a variety of substrates [72]. The electron











The tradeoff between various scatterings limiting the electron MFP in graphene
opens up an interesting problem of "substrate design", where an optimal substrate,
in principle, will lead to minimal scatterings. The net electron MFP is given by the



















In Figure 35, the electron MFP in graphene associated with various scattering mech-
anisms on various substrates is shown. The electron MFP is the best in the case
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of h-BN substrate, and it is ≈ (2-3)× that of electrons in graphene on SiO2. The
electron MFP is a non-monotonic function of the carrier concentration. The MFP
associated with scatterings due to SPP and CI increases with an increase in carrier
concentration due to screening of the scattering potential by the charge carriers in
the graphene sheet. The MFP associated with intrinsic acoustic and optical phonons
scatterings decreases with an increase in carrier concentration. Hence, for electron
concentration in excess of 3×1012 cm−2, the electron MFP in graphene begins to























T = 300K 
NRS = 10
10 cm 2
DAC = 9 meV
DOP = 10
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EOP = 160 meV
Figure 35: Electron MFP in graphene on various substrates at R.T. The parameter
values are taken from Tables 13 and 14.
For bulk graphene, D = 1/2λnetvf. In Figure 36, the electron diffusion coefficient
in graphene on SiO2 is plotted as a function of the 2D carrier concentration. Also
shown are the experimental data points from Jozsa et al. [99]. There is a reason-
ably good match between the experimental and theoretical results if the impurity
concentration is selected as 4×1011 cm−2.
The charge mobility in graphene versus electron concentration is shown in Figure
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Figure 36: Diffusion coefficient in graphene at R.T. versus carrier concentration.
electron concentration of 5×1011 cm−2, while the mobility degrades to 104 cm2/Vs for
graphene deposited on SiO2 at the same carrier concentration. There is a good match
between the experimental and theoretical values of electron mobility in graphene.
Unlike electron MFP, which is a non-monotonic function of electron concentration,
electron mobility in graphene decreases with an increase in carrier concentration.
For use as interconnects and devices in future technologies, graphene needs to be
patterned into narrow ribbons. Semiclassical modeling has been applied in GNRs
using tight binding (TB) calculations with ideal edges. From band-structure calcula-
tions, it can be shown that armchair graphene nanoribbons (GNRs) with ideal edges
are semiconducting when the number of dimer lines is (3M) or (3M+1) (M is an inte-
ger), and semi-metallic when the number of dimer lines is (3M−1); zigzag GNRs are
all semi-metallic. Patterning graphene into narrow ribbons renders its edges rough.
The presence of edge disorder can significantly modify the band-structure of graphene
[176]. Due to roughness at the edges, the width of the GNR cannot be defined with
atomic precision. Experiments show that all narrow GNRs are semiconducting with a
bandgap that is independent of the orientation of the GNR and varies inversely with
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the width of the GNR. Due to enhanced scatterings at the edges, the electron MFP





























A (SiO2)  J.H. Chen et al., Nature Nano, 2008.
B (h BN)   C. Dean et al., Nature Nano, 2010. 
C (SiO2)  V. Dorgan et al., APL, 082112, 2010.
Figure 37: Electron mobility in graphene on various substrates. Simulation parame-
ters are the same as in Figure 35.
Several approaches to model the electronic transport properties of GNRs have been
discussed in literature [24], [25], [20], [63]. In the work by Bresciani & coworkers [24], a
semi-empirical model of the dispersion relation in the GNR is suggested that replicates
the density of states in the GNR calculated using TB with edge roughness. The semi-
empirical E-k model resembles that of a 2D graphene sheet, but a cut-off energy for the
density of states in the GNR is introduced as would be expected for semiconducting
GNRs. In [63], the E-k dispersion relation of an armchair semiconducting GNR
without edge roughness is used in conjunction with Boltzmann transport theory to
model scattering rates due to various scattering sources present in the GNR. Betti
& coworkers [20] perform atomistic simulations using 3D simulators like NanoTCAD
ViDES based on NEGF formalism to obtain mobility in GNRs.
1
Details on fabrication techniques to pattern GNRs with reduced edge roughness are given at the
end of this section.
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Here, we present a simple formalism to obtain the electron MFP in GNRs limited
due to scatterings from the edges and the substrate. Since orientation effects are
washed out in narrow GNRs, the E-k dispersion relationship of a semiconducting







where k|| is the wavevector along the length of the ribbon, and k⊥ is the wavevector





where m is the sub-band index, W is the interconnect width, and β = 1/3 for
















where fFD(E) is the Fermi-Dirac statistics, λm(E) is the electron MFP in the mth sub-
band in the GNR. The summation in Eq. (55) runs over all the conduction channels
in the GNR. The number of conduction channels is a function of both the GNR width
and the Fermi energy as shown in Figure 38. The number of conduction channels in
the GNR increases with its width and the Fermi energy shift and with temperature.
For GNRs with widths of 2.5 nm and 5 nm, the number of conduction channels at
R.T. is less than unity for Fermi energies less than 0.3 eV and 0.15 eV, respectively.
The electron MFP of the mth conduction channel in the GNR is obtained using
the Mattheissen’s rule for edge-scattering-limited MFP, λedgem (E), and the substrate-


















































W = 2.5 nm
W = 5 nm
W = 10 nm
T = 300K
Ef = 0.4 eV
W = 5 nm
Figure 38: Number of conduction channels at R.T. versus the Fermi energy shift in
the GNR for various GNR widths. The inset plot shows the impact of temperature
on the number of conduction channels for a 5 nm wide ribbon at Ef = 0.4 eV.
As discussed in the previous section, the substrate-limited electron MFP in the GNR
is ≤ 300 nm for typical Fermi-energy shift Ef = (0.2-0.4) eV in the GNR on top
of h-BN. In the case of an "ideal" substrate that does not introduce any additional
sources of electron scatterings in the GNR, the value of λsub will be limited by the
intrinsic phonons in the graphene sheet, and in this case, λsub ≈ 1.2 µm. The MFP
associated with the diffusive scatterings at the edges is a function of the scattering
probability at the edges and the average distance electrons move along the length
of the ribbon before hitting one of the edges. This average length that electrons
move in sub-band m without any scatterings is given by v||/v⊥, where v|| and v⊥ are
the electron longitudinal and transverse velocities for the mth sub-band. Knowing















where PGNR is the edge-scattering coefficient in the GNR. Values of PGNR between 0.2
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and unity are reported [17], [235]. An effective electron MFP, λeff, for the GNR is





where RQ is the quantum resistance, and Nch is the total number of conduction
channels in the GNR. Hence, λeff =
σ1DRQ
Nch
. The effective electron MFP is shown in
Figure 39 as a function of the GNR width at various values of Ef and the substrate-
limited electron MFP, λsub. For all GNR widths, the effective MFP increases with
an increase in Fermi energy and the substrate-limited MFP. The electron MFP for a
suspended wide graphene sheet measured by Bolotin & coworkers in 2008 is 1.2 µm
for an electron concentration of 2×1011 cm−2 [22]. Even when the substrate-limited
MFP is as high as 1.2 µm, there is more than 10× drop in the effective electron MFP
of a 10 nm wide GNR with a 20% edge-scattering probability. For sub-10 nm GNR
widths, the effective electron MFP will be limited to only few tens of nm, particularly
for substrates like SiO2 for which λsub < 100 nm. For GNR deposited on h-BN
substrate with λsub ≈ 300 nm, the effective electron MFP in a 10 nm wide GNR is
75 nm for Ef = 0.2 eV and 82 nm for Ef = 0.4 eV.
The electron diffusion coefficient in the GNR is related to its 1D conductivity,






where n1D is obtained as the convolution of the density of states with the Fermi-Dirac
distribution in the energy space, and it is mathematically given as
n1D = ΣmDOS(E)fFD(E), (60)
where DOS(E) is the 1D density of states in graphene and fFD(E) is the Fermi-Dirac
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sub = 1.2 !m
sub = 300nm
PGNR = 0.2
Ef = 0.2 eV  Solid lines
Ef = 0.4 eV  Dashed lines
bulk = 1.2 !m
Bolotin et al., 2008
sub = 100nm
> 10x drop
Figure 39: The effective electron MFP at R.T. versus GNR width for PGNR = 0.2.
For suspended graphene, an electron MFP of 1.2 µm as shown by the solid horizontal
line is obtained experimentally by Bolotin et al. [22].
In Figure 40, the electron diffusion coefficient in GNRs is shown as a function
of their width for various values of Ef and PGNR. Like other electrical parameters,
the electron diffusion coefficient in graphene is also adversely affected in the presence
of size effects. As the interconnect width is decreased for PGNR = 0.2, the diffusion
coefficient degrades irrespective of the value of Ef. For Ef = 0.2 eV, there is a 3.1×
degradation in the value of D at W = 5 nm when compared to its value for W
= 10 nm. This degradation in D translates to an increase in the delay of the spin
interconnect. The electron diffusion coefficient at narrow widths (< 10 nm) is slightly





















) PGNR = 0
PGNR = 0.2
Ef = 0.2 eV  Solid lines
Ef = 0.4 eV  Dashed lines
Figure 40: Electron diffusion coefficient in GNR as a function of its width for various
values of Ef and PGNR.






where the 1D carrier density, n1D, is given in Eq. (60). The electron mobility in
GNRs is shown in Figure 41 as a function of the GNR width for various values of
Fermi energy, the edge-scattering coefficient, and the substrate-limited MFP.
The electron mobility degrades with an increase in Fermi energy and the value of
PGNR at all interconnect widths. For an "ideal" substrate with λsub = 1.2 µm, the
electron mobility of a 10 nm wide GNR can be as high as 2.8×104 cm2/Vs at Ef =
0.2 eV and 1.5×104 cm2/Vs at Ef = 0.4 eV. In the presence of edge roughness with
PGNR = 0.2, the electron mobility of a 10-nm wide GNR degrades to 2.3×103 cm2/Vs
for Ef = 0.2 eV, which is almost a 10× drop compared to its value at PGNR = 0. For
a 2.5 nm wide ribbon, the experimentally obtained value of mobility by X. Wang and
coworkers [235] is ≈ 180 cm2/Vs, and our simulations predict µ between (185-210)

















PGNR = 0; sub = 1.2 !m
PGNR = 0.2
Ef = 0.2 eV  Solid lines
Ef = 0.4 eV  Dashed lines
sub = 300 nm
Figure 41: Electron mobility in GNRs as a function of their width.
The sheet resistance or the 2D resistivity of GNRs as a function of their width is
plotted in Figure 42. The sheet resistance is given as the product σ1D × W. From
Figure 42, it can be seen that the sheet resistance of the GNR improves with an
increase in the Fermi energy resulting from an increase in the number of conduction
channels in the GNR and an increase in the effective electron MFP in the GNR. The
sheet resistance degrades drastically for sub-5 nm GNRs with a low Ef.
3.2.1 Multi-layer graphene nanoribbons
Graphene multilayers offer the advantage of additional conduction paths that can help
to lower the resistance per unit length of the interconnect. Typically, in a multilayer
GNR (ML-GNR), the contacts are fabricated on top as shown in Figure 43. The
disadvantage of top contacts is that they are unable to provide perfect coupling to
the layers beneath the top-most layer. In principle, the impact of non-zero resistivity
of graphene along the c-axis on the overall resistance of the ML-GNR interconnect
must be incorporated while assessing the advantage of ML-GNR interconnects over














Ef = 0.2 eV  Solid line
Ef = 0.4 eV  Dashed line
PGNR = 0.2 
PGNR = 0 
Figure 42: Sheet resistance of GNRs versus the width for various edge-scattering
coefficients.
Following assumptions are made to proceed with the analysis of ML-GNR inter-
connects: (i) the ML-GNR system displays an E-k relationship similar to that of a
monolayer GNR and (ii) the effective electron MFP in each layer depends only on the
parameters of that layer. The first assumption is quite realistic especially in light of
recent experimental findings in [65] and [229], where it was shown that the Raman
spectra of few layer graphene (FLG) system grown epitaxially on carbon-terminated
Figure 43: A 2D multi-layer graphene nanoribbon on top of a substrate. The mul-
tiple layers of the conductor are connected through a resistance Rperp. The in-plane
resistance is denoted as Rlayer.
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face of SiC is identical to that of an exfoliated graphene monolayer. The same ex-
perimental observation was also reported for CVD grown FLG system in which there
was no interlayer coupling between the parallel layers as confirmed by the electronic
diffraction spectra [182]. The presence of stacking faults in the ML-GNR system leads
to an apparent electronic decoupling of the layers. The second assumption used in
the analysis follows from the first assumption if one treats all the layers independent
of each other.
To evaluate the transport parameters in an ML-GNR, the effective resistance of
the 2D structure is first obtained by incorporating the impact of interlayer resistance.
The equivalent 2D distributed circuit diagram of ML-GNR is shown in Figure 44.
The interconnect is assumed to have N layers, and each layer is partitioned into M
segments along its length. The 2D resistance network may be split into (N− 1) unit
cells, and the distributed components of in-plane and perpendicular resistances are
denoted as Rb and Ra, respectively. Thus, Rb represents the resistance of a segment of
a single-layer GNR with length dx, and Ra denotes the interlayer resistance between
the layers having an overlap area of dx×W. The top-most layer is treated separately









where λeff is the effective MFP of electrons for a single layer, ρm is the c-axis resistivity,
dm is the spacing between the parallel layers. The c-axis resistivity for ML-GNRs
will be treated as a parameter whose minimum value will be given by the c-axis
resistivity of highly-oriented pyrolytic graphite (HOPG). The typical value of HOPG
c-axis resistivity is (0.1-0.3) Ω.cm at R.T. [104], [225]. However, in the case of ML-
GNR, the c-axis resistivity may be higher than that for HOPG because the layers in
an ML-GNR network do not have the same crystallographic arrangement with respect
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to each other as in the case of HOPG.
-V(m,n-1)+ 
Figure 44: The distributed resistor network corresponding to the multi-layer GNR.
The repeating unit to which KCL and KVL is applied is shown on the right.
The branch voltages and loop currents for the nth layer are V(m,n) and I(m,n),
respectively. The voltages vector, Vn, and the current vector, In, corresponding to


























By applying KCL and KVL in an arbitrary layer n, the voltage vector [Vn] and the



















where the transfer matrices Hv, Hi, G, and R are M × M matrices. Applying the
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By applying appropriate boundary conditions at layer-N, the effective electrical re-
sistance of the ML-GNR between contact-1 and contact-2 in Figure 43 is given as
Reff = Σ
￿
H11 × (H21 +H11/Ra)−1
￿
. (69)
The net resistance by incorporating the impact of quantum resistances at the contacts
is




where Nch is the number of conduction channels in the top-most layer of the ML-
GNR stack. The impact of varying Fermi shift on the layer resistance may easily be
incorporated in the model by multiplying the transfer matrix of each layer instead of
assuming identical transfer matrices for all the layers.
The value of the number of partitions, M, along the interconnect length is chosen
such that the maximum error in the effective resistance is less than 10-12% for any
width, number of layers, and the interconnect length. The two extreme cases when
the error is minimized are (i) Rlayer ￿ Rperp and (ii) Rlayer ￿ Rperp. In case (i),
the in-plane resistance is much more than the perpendicular resistance; hence, the
layers can be assumed to be in parallel. In case (ii), the current flows mainly in the
top-most layer of the multi-layer GNR. In both these cases, the number of partitions
M does not affect the accuracy of the effective resistance. Figure 45 shows the error
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plotted as a function of Rlayer/Rperp for different values of M and N > 4. The error is
calculated with respect to M = 50. The width, size effects, and the number of layers
have a negligible impact on the peak value of the error. The error analysis shows that
choosing M = 10 saves computational overhead without compromising the accuracy
of analysis.
























Result independent of width




Figure 45: Plot of error versus Rlayer/Rperp for different values of number of partitions,
M, along the interconnect length. The error is calculated with respect to M = 50.
In the ideal case, all the layers within an N layer stack of ML-GNR will be available
for conduction. Hence, the 1D conductivity of the ML-GNR in the ideal case should
be σSL−GNRN, where σSL−GNR is the 1D conductivity of an SL-GNR. However, the
presence of a non-zero inter-layer resistance reduces the number of layers available for






where σML−GNR is computed with the physical number of layers, Nphysicallayer . Figure 46
shows the effective number of layers versus the interconnect width for various values
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of Nphysicallayer for interconnect of lengths of 1 µm and 10 µm.
For a high c-axis resistivity, ρm ≈ 100ρm,HOPG, almost all the current conduction
happens in the top-most layer for GNR with smooth edges. As the interconnect
length is increased, the bottom layers start contributing to current conduction. For
W >5 nm, only about four layers out of the 10 physical layers contribute to current
conduction for L = 10 µm and PGNR = 0. It is expected that with an increase in
edge roughness of the GNR, more layers will contribute to current conduction. The
effective number of layers that contribute to current conduction improves with a
reduction in the c-axis resistivity of ML-GNR as shown in Figure 47. In general,
the effective number of layers contributing to current conduction increase when the
resistance of the top-layer of the GNR goes up either due to a reduction in its Fermi
energy or an increase in its edge roughness. However, the fact that more number of
layers contribute to current conduction may not necessarily translate to a reduction
in the effective resistance of the ML-GNR stack. It can, however, be concluded
with certainty that the effective resistance of the ML-GNR will be reduced upon a
reduction of the c-axis resistivity.
The transport parameters such as the electron diffusion coefficient and the mobility
in the ML-GNR will be governed by the characteristics of each layer. Since the Fermi
energy is assumed to be identical for each layer and screening effects are ignored, the
diffusion coefficient and mobility of electrons in the ML-GNR will be the same as that
for SL-GNRs. These have been discussed in the previous section.
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L = 1 !m
L = 10 !m
PGNR = 0  Dashed lines
PGNR = 0.2  Solid lines
m = 0.3 .m
Ef = 0.2 eV
Nlayer
physical = 10
Figure 46: The effective number of layers contributing to current conduction as a
function of interconnect width for various values of interconnect length and the edge-
scattering coefficient. A value of c-axis resistivity that is 100× the resistivity of HOPG
at R.T. is selected.














PGNR = 0.2 




Ef = 0.2 eV  Solid lines
Ef = 0.4 eV  Dashed lines
Figure 47: The effective number of layers contributing to current conduction in the
ML-GNR stack versus the interconnect width for various values of the c-axis resistivity
and the Fermi energy.
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3.2.2 A survey of fabrication techniques for graphene nanoribbons
Both single- and multi-layer graphene nanoribbons may be suitable to serve as the
channel material in high performance and low-power spin-valve circuits. However,
the degradation in the spin transport parameters due to edge effects in GNRs must
be addressed. Patterning narrow ribbons with width ≤ 10 nm needed for devices
and interconnects introduces dangling bonds at the edges and degrades the otherwise
attractive electron transport properties of graphene. Efforts to fabricate graphene
nanoribbons with smooth edges are underway. Both lithographically and chemically-
derived graphene nanoribbons have been experimentally demonstrated. Amongst
the various methods, chemical vapor deposition has known advantages in terms of
fabricating large quantities of graphene in a relatively short time. However, this
method currently applies to wider graphene ribbons. For example, in 2008, thermal
decomposition of ferrocene and tetrahydrofuran at 950◦C produced ≈ 200 nm wide
iron-filled carbon nanoribbons [136]. In the same year, researchers were also success-
ful in fabricating a 40-layer GNR stack with widths between 20-300 nm using thermal
decomposition of ferrocene/ethanol/thiophene solutions at 950◦C [30]. However, the
ribbons thus produced have many open edges. The current research efforts, therefore,
must focus on fabricating smooth-edged graphene nanoribbons or otherwise passivat-
ing edges in these ribbons so that the superior electronic quality of graphene may
be preserved down to sub-10 nm width for potential use in nanoelectronics. Table
15 provides a summary of experimental efforts to fabricate narrow graphene ribbons
with reduced edge roughness.
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Table 15: Experimental details on fabrication of graphene nanoribbons with reduced
edge roughness.
Reference Details
L. Xie et al, JACS 133,
2011 [241]
GNRs with widths between 10-30 nm were produced
by sonochemical unzipping of multiwalled carbon nan-
otubes. Resistivity measurements showed that ribbons
had lower edge roughness than those lithographically
fabricated.
X. Wang and H. Dai,
Nature Chem. 2, 2010
[234]
Conventional lithography in conjunction with gas-phase
etching (high-T oxidation in presence of a slightly re-
ducing environment) to produce smoother ribbons down
to 5 nm. Lithography does produce appreciable edge
roughness.
J. Cai et al, Nature
Letters, 466, 2010 [29]
Bottom-up fabrication of atomically precise graphene
nanoribbons. The topology, width, and edge periph-
ery of GNR products are defined by the structure of the
precursor monomers. The method is currently limited
in approach to suitable substrates (eg. Au(111)).
M. Sprinkle et al, Na-
ture Nanotechnology,
vol. 5, 2010 [207]
Self-organized growth of ≈ 40 nm wide graphene ribbons
on a templated SiC substrate using lithography.
K. Kim et al, ACS
NANO, vol. 4, no. 3,
2010 [110]
Controlled thermally-induced unwrapping of multi-
walled carbon nanotubes to produce 45nm wide
graphene nanoribbons.
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3.3 Semiconductors- Si and GaAs
Semiconducting materials like silicon and gallium arsenide may be well suited for
interconnect applications in spintronics. Both devices and interconnects may be fab-
ricated from the same material, thus, eliminating unwanted contact resistances. Fur-
ther, the process technology for semiconductors is well established, which ensures
no additional costs to change the process flow to fabricate spintronic devices and
circuits. The transport parameters - electron diffusion coefficient, electron mobility,
resistivity - may be easily tailored by controlling the dopant type and concentration
in semiconductors. This provides a useful knob to achieve the desired properties in
semiconductors for both device and interconnect applications in spin logic.
3.3.1 Silicon
Many semi-empirical models of electron mobility have been derived in literature for
silicon because it is the single-most important semiconducting material for modern-
day integrated circuits. These physical and semi-empirical models for the electron
mobility of bulk silicon relate electron mobility to the carrier density and temperature.
The Sah electron mobility model in silicon combines scattering rates due to acoustic
and optical phonons via the Mattheissen’s rule [162]. The ionized-impurity scattering
is discussed in detail by Conwell-Weiskopf model [38] and the Brooks-Herring model
[26]. Example of models that combine phonon and ionized-impurity scatterings in
silicon are Dorkel-Letturcq model [51], Caughey-Thomas model [31], and Sharfetter-
Gummel model [191].
In this research work, the electron mobility model developed by D.B.M. Klaassen
[113] is used. The Klaassen mobility model provides a unified description of the
majority-carrier and the minority-carrier mobilities by taking into account carrier-
carrier scatterings, screening of impurities by charge carriers, and clustering of impu-
rities. From the Klaassen mobility model, the electron mobility in Si due to phonon
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where µmax is 1417 cm2/Vs, and θ is determined in comparison with experimental























where µmin, Nref,1, and α1 are fitting parameters provided in Table 16 for arsenic- and
phosphorus-doped n-type silicon and boron-doped p-type silicon. The net electron










Table 16: Fitting parameters for the semi-empirical model of electron mobility in
bulk silicon. Taken from D.B.M. Klaassen, 1992 [113].
Parameter Arsenic Phosphorus Boron
µmax(cm2/Vs) 1417 1414 470.5
µmin(cm2/Vs) 52.2 68.5 44.9
Nref,1(1/cm3) 9.68×1016 9.2×1016 2.23×1017
α1 0.68 0.711 0.719
θ – 2.285 2.247
Figure 48 shows the electron mobility in silicon versus the phosphorus doping
concentration at 300K. For comparison, the experimental data on the Hall mobility
of silicon obtained by Graenacher and Czaja, 1967 [75] is also shown. There is an
extremely good match between the theoretical model and the experimental results.
The electron mobility in silicon degrades by an order of magnitude as the doping
concentration increases from 1017 cm−3 to 1020 cm−3.
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Figure 48: Electron mobility in silicon versus phosphors doping concentration. The
lattice temperature is 300K. The experimental data on Hall mobility in Si:P from
Granacher and Czaja, 1967 [75] is also shown.
The electron diffusion coefficient, D, in a given material is related to the electron
mobility in the material according to Einstein’s rule as in Eq. (44a). For non-













F−1/2 ((Ef − Ec)/kBT)
F1/2 ((Ef − Ec)/kBT)
, (76)
where Ec is the bottom of the conduction-band edge, and Fn(ζ) is the Fermi-Dirac


















To evaluate the electron diffusion coefficient, the position of the Fermi level in the
semiconductor must be known. The position of the Fermi level shifts with the lattice
temperature and the doping concentration in the semiconductor. The Fermi level, Ef,








where n is the electron concentration in the semiconductor, Nc is the effective density
of states of the conduction band in the semiconductor. The electron concentration in










+ n2i , (80a)
N+d = Ndζd, (80b)
where ni is the intrinsic carrier concentration in the semiconductor, Nd is the dopant
concentration, ζd is the degree of ionization of the dopant. When the dopant level
is close to the Fermi level, the dopants states are occupied leading to only partial
ionization. At very low dopant densities, most neighboring dopant atoms are situated
far apart and their bound electrons do not interact with one another. This regime is
characterized by a complete ionization of the dopant atoms. As the dopant density
increases, most dopant states are filled even though all dopant atoms replace the host
atom and are "electronically active". In this regime, as the dopant density increases,
the degree of dopant ionization reduces. Beyond a critical doping density, the degree
of ionization increases as the doping density increases. This is because the dopant
clusters that form at high doping density connect with each other that helps electrons
to move freely and increase the ionization degree of the dopant. The semi-empirical
























where ∆Ed = (Ec−Ed) is the difference in the bottom of the conduction-band edge and
the bottom of the dopant level in the semiconductor, and g = 1/2. The parameters
Nref, Nb, c, and d in the above set of equations are the fitting parameters depending
on the type of the dopant species (see Table 17). The value of the dopant ionization






where E0d is the value of the dopant ionization energy in the absence of dopant energy-
level broadening, Nref and c are fitting parameters (see Table 17).
Table 17: Fitting parameters to calculate the degree of dopant ionization in silicon.
Values taken from A. Schenk, 2006 [192].













E0d (meV) 45.5 54
The degree of ionization of phosphorus and arsenic in silicon at 300K as a func-
tion of the doping concentration is plotted in Figure 49. Previously, it was believed
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that incomplete dopant ionization in the semiconductor is an issue only at low tem-
peratures. However, the simulation results in Figure 49 show that even at 300K,
the degree of ionization of phosphorus in silicon may only be 80% when the dop-
ing concentration is close to the metal-insulator transition point. The lowest value
of the degree of dopant ionization in the case of arsenic-doped silicon is 75% and
occurs at a doping value of 3×1018 cm−3. The landscape of ζd versus the doping
concentration is divided into three distinct regions. Region I is characterized by a
complete ionization and is limited to doping concentration less than 1016 cm−3. In
Region II, the degree of dopant ionization drops with an increase in doping and occurs
for doping concentrations more than 1016 cm−3 but less than (2-3)×1018 cm−3 (the
metal-insulator transition). Beyond a doping concentration of 3 × 1018 cm−3, the
degree of dopant ionization increases with doping concentration and becomes unity

























Reg. I Reg. II Reg. III 
M-I-T 
transition 
Figure 49: Degree of ionization of phosphorus and arsenic n-type dopant atoms in
silicon host at 300K. Degree of ionization is minimum at Nd = 1.8× 1018 cm−3.
The position of the Fermi level relative to the conduction-band edge in silicon is
shown in Figure 50 as a function of phosphorus doping at various temperatures. The
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Fermi energy shifts towards the conduction-band edge as the doping increases, and
beyond a doping level of 2×1019 cm−3 the Fermi level shifts into the conduction band.
Having obtained the position of the Fermi level in silicon, Eq. (75) is used to plot the
electron diffusion coefficient as a function of doping in Figure 51 for various lattice
temperatures. It can be seen from Figure 51 that the diffusion coefficient drops by an
order of magnitude as doping increases from 1014 cm−3 to 1019 cm−3. The minimum
of the diffusion coefficient is reached at the same doping level when the Fermi energy
shifts into the conduction band. Beyond a doping level of 2× 1019 cm−3, the electron
diffusion coefficient begins to increase with doping. The value of the electron diffusion
coefficient for extremely low doping concentration in silicon is less than the best-case
value of the electron diffusion coefficient obtained in the case of metals (Cu and Al)
and GNRs.















from 200K to 400K
Ef-Ec > 0  ! Metallic silicon regime 
Figure 50: The position of the Fermi level relative to the conduction-band edge for
various lattice temperatures in silicon. For ND > 2 × 1019 cm−3, the Fermi energy
loves moves into the conduction band.
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~ 2x1019 1/cm3 
Figure 51: Electron diffusion coefficient in silicon versus doping concentration at
various lattice temperatures.
For comparison, the theoretical model of electron diffusion coefficient in silicon is
matched with experimental results as shown in Figure 52. There is a good match
between the theoretical value of electron diffusion coefficient in silicon and the exper-
imental values obtained by Sasaki and coworkers, 2010 [190] and Dash and coworkers,
2009 [40]. The experimental value of electron diffusion coefficient obtained by Li and
coworkers, 2011 [128] is ≈ 2.5× lower than the theoretical value. This is because
the experiment by Li and coworkers was conducted at an extremely low temperature
(10K) for which the Klaassen electron-mobility model in silicon may not be valid.
Since the starting point for the calculation of electron diffusion coefficient is the mo-
bility model, there could be a discrepancy between the theoretical and experimental
values of D at low temperatures.
The resistivity of phosphorus-doped silicon as a function of doping concentration
at 300K is shown in Figure 53. For comparison, experimental data on electrical re-
sistivity of Si measured at 300K by Graenacher and Czaja [75] is also plotted in the
figure. There is an excellent match between the theoretical and the experimental val-
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Red circles: theory 
Figure 52: Experimentally measured electron diffusion coefficient in silicon for various
doping concentrations and lattice temperatures.
10× reduction in the resistivity of silicon. This reduction in the material resistivity is
especially important for achieving a high spin-injection efficiency with semiconducting
interconnects in an all-spin logic. However, this improvement in conductivity of sili-
con is accompanied with a degradation in other spin-transport parameters (electron
diffusion coefficient and mobility).
3.3.2 Gallium Arsenide
The low-field mobility in GaAs is obtained by considering the contributions to electron
scattering from (i) acoustic phonons (ADP), (ii) ionized impurities (II), (iii) polar
optical phonons (POP), and (iv) piezoelectric (PE) acoustic phonons. The Song-Kim
(SK) mobility model [205] for GaAs is a physically-based mobility model that takes
into account various electron scattering mechanisms and gives the electron mobility
using Boltzmann electron statistics in a parabolic conduction band.
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Granacher and Czaja, 1967
~10x improvement 
Improvement in resistivity comes at 
the cost of mobility and diffusivity 
Figure 53: Resistivity of phosphorus-doped silicon versus doping concentration at
300K.
The net momentum-relaxation time, τnetp , obtained using the Mattheissen’s rule































where R is the Rydberg constant, mc is the effective mass of the conduction electrons,
a0 is the Bohr radius, cl is the average longitudinal elastic constant, and E1 is the
acoustic deformation potential.
The momentum-relaxation time due to electron and ionized-impurity scatterings


















where x = E/kBT , Nmin is the concentration of minority impurities (acceptors for
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n-type GaAs), n is the electron concentration and is obtained by solving the equation
n(n+Nd)











and Ei is the ionization energy for the majority impurity. The function g(n, T, x) in
Eq. (88) is given as
















The momentum-relaxation time due to electron and polar-optical phonon scatter-














￿1/2 eθl/T − 1
θl/T
G(1)e−ζ, (91)
where ￿0 and ￿∞ are the low- and high-frequency dielectric constants of GaAs, θl is
the longitudinal optical phonon frequency (in the unit of temperature), ζ is the Fermi









2(z2 + 2)K21(1/2z)− zK0(1/2z)K1(1/2z)− 2z
2K20(1/2z)
,(92)
where z = hν/kBT , K0 and K1 are the zeroth- and first-order modified Bessel functions
of the second kind.
For the piezoelectric scattering, a spherical averaging over the piezoelectric and













h214 (4/ct + 3/cl)
, (93)
where h14 is the piezoelectric constant, cl and ct are the average longitudinal and
transverse elastic constants, respectively. The values of the various material param-
eters in GaAs to obtain the net momentum-relaxation time are provided in Table
18.
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Table 18: Material parameters in GaAs to evaluate the momentum-relaxation time.











Several semi-empirical models for electron mobility in semiconductors have been
developed to match the Hall mobility data obtained from experiments. One of the
most frequently cited electron-mobility models is the Caughey-Thomas model [31].
Starting from the Caughey-Thomas mobility model with temperature-dependent pa-
rameters, Sotoodeh & coworkers [206] obtained a semi-empirical model to describe
the electron mobility in GaAs. Their model provides a good fit with the available
experimental data on Hall mobility in GaAs for a wide range of doping concentrations
and temperatures. According to the Sotoodeh model, the low-field electron mobility
in GaAs is given as









where µmin, µmax, θ1, θ2, λ, and Nref are the fitting parameters provided in Table
19. A relatively good fit is obtained for the carrier concentration range of 1013 cm−3
to 2×1019 cm−3 for n-type GaAs. A few limitations of this model are: (i) dopant
compensation is ignored; (ii) mobility is considered independent of the dopant species;
(iii) mobility is assumed independent of the growth method; (iv) effects of carrier-
carrier and surface scatterings are not considered; (v) model is valid for relatively
thick epitaxially-grown GaAs.
105








Using the SK mobility model and the Sotoodeh mobility model for GaAs, the
electron mobility is plotted in Figure 54 versus lattice temperature for a dopant
concentration of 4.8×1013 cm−3 and an acceptor concentration of 2.13×1013 cm−3.
For comparison experimental data points from Woolfe & coworkers, 1970 [240] have
also been shown in the figure. It can be seen from this figure that Sotoodeh mobility
model cannot describe the experimental data for temperatures lower than 50K. The
trend of mobility versus temperature for the experimental data matches with that of
the SK model; however, the SK model predicts lower values of mobilities at a given
temperature when compared to the experimental values for T < 100K. In Figure
55, the experimental results on Hall mobility in n-type GaAs versus temperature is
shown. The percentage difference between the experimental and theoretical values
from Sotoodeh model is shown in the inset plot of Figure 55. It can be seen from
this figure that Sotoodeh model is not able to describe the experimental results for
temperatures lower than 100K or above 400K while keeping the error below 20%.
In Figure 56, the electron mobility in GaAs is plotted as a function of dopant
concentration at 300K. It can be seen that the experimental data can be fit very well
using the Sotoodeh model. As the doping concentration increases from 1013 cm−3 to
1018 cm−3, the electron mobility drops from 8000 cm2/Vs to 3000 cm2/Vs at 300K.
The electron mobility in GaAs is more than an order of magnitude higher than that
in Si at the same temperature and for similar doping levels.
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Figure 54: Electron mobility in GaAs versus lattice temperature using Song-Kim and
Sotoodeh mobility models. Experimental data from Woolfe & coworkers, 1970 [240]
is also shown for comparison.






























Figure 55: Electron mobility in GaAs versus lattice temperature using the Sotoodeh
model. Experimental data is also shown for comparison. The inset plot shows the
percentage difference between the theoretical values and experimental results (nor-
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Figure 56: Mobility in GaAs versus doping concentration at 300K.
From the results shown in Figures 54-56, it can be concluded that Sotoodeh mo-
bility model for majority carriers in n-type GaAs can explain the experimental results
for temperatures between 100K and 400K and for doping concentrations between 1013
cm−3 and 1019 cm−3. Hence, the Sotoodeh semi-empirical mobility model will be used
to obtain the other spin transport parameters in GaAs.
The diffusion coefficient of electrons in GaAs is obtained using the Einstein’s
relation. However, to be able to use the Einstein’s relation, the Fermi level in the
semiconductor must first be determined. The Fermi level depends upon the free
carrier concentration, which in turn depends on the ionized impurity concentration,
N+d . Unlike in the case of Si, a piece-wise physically-based model for the degree of
dopant ionization, ζd, in GaAs is used. For Nd > Ncrit, ζd is equal to unity. For







1+ 4gD (Nd/Nc) exp (∆Ed/kBT)
2gD (Nd/Nc) exp (∆Ed/kBT)
, (95)
where gD = 2 is the degeneracy of the dopant atom, ∆Ed = (Ec − Ed) is equal to 6
meV for silicon dopant in GaAs.
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Figure 57 shows the degree of ionization in GaAs as a function of doping concen-
tration at lattice temperatures of 200K and 300K. For doping concentrations less than
Ncrit = 2 × 1016 cm−3 in GaAs [55], the degree of ionization drops with increasing
doping concentration. At 300K, the drop in ζd is about 10%, while at 200K the drop
is approximately 20% at Nd = Ncrit.






















Figure 57: The degree of ionization versus doping concentration in GaAs at lattice
temperatures of 200K and 300K.
The electron diffusion coefficient in GaAs is plotted in Figure 58 as a function of
the doping concentration at various lattice temperatures. As the doping concentra-
tion increases, the electron diffusion coefficient in GaAs degrades for all temperatures
considered in the analysis. At low-doping concentrations, the electron diffusion coef-
ficient in GaAs is ≈ 200 cm2/s at 300K. This value of electron diffusion coefficient is
more than 5× larger than that in Si. The inset plot of Figure 58 shows the position
of the Fermi level relative to the conduction-band edge in GaAs at various lattice
temperatures. For doping concentrations greater than 3× 1017 cm−3, the Fermi level
moves into the conduction band. Beyond this doping concentration, the electron
diffusion coefficient in GaAs increases with increasing doping concentration.
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The resistivity of n-type GaAs is shown in Figure 59 as a function of doping
concentration at 300K. As the doping concentration increases from 1014 cm−3 to 1019
cm−3, the resistivity of GaAs drops from 0.1 Ωm to 10−6 Ωm. For comparison,
experimental data from Sze and Irwin, 1968 [219] is also shown in the figure. There
is an extremely good match between the theoretical and experimental results. The
inset plot of Figure 59 shows the temperature dependence of resistivity of GaAs
with a silicon concentration of 1018 cm−3. As the lattice temperature increases, the
resistivity of GaAs increases. This is because of the degradation in electron mobility
of GaAs as a function of temperature for the considered temperature range and doping
concentration.



































Figure 58: Electron diffusion coefficient in GaAs as a function of doping concentration
at various lattice temperatures. The inset plot shows the position of the Fermi energy
relative to the conduction band edge in GaAs.
3.3.3 Narrow width effects in GaAs
As the interconnect width scales to ≈ 7.5 nm for future technology generations,
electrons within the semiconducting interconnect are confined within the potential
barrier formed in the interconnect. The effects of quantum-mechanical confinement
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Figure 59: Resistivity versus doping in GaAs at various lattice temperatures.
of electrons in the interconnect must be considered if the width of the interconnect is
smaller than the de-Broglie wavelength of the electrons. That is,




where mz is the effective mass of conduction-band electrons in silicon and is ≈ 0.916×
the free electron mass, which makes λde−Broglie of electrons in silicon 6.3 nm. Hence, for
an interconnect width of 7.5 nm quantum-confinement effects may not be important
to consider for silicon-based interconnects. However, the λde−Broglie of conduction
electrons in GaAs is 24 nm. Hence, electron-confinement effects for a 7.5 nm wide
quantum well must be properly accounted for to evaluate the transport parameters
for GaAs-based interconnects.
To evaluate the scattering rate of electrons within the quantum well, it is as-
sumed that the interconnect provides an infinite, square potential well to confine the






where mz is the mass of the confined electrons. The wavefunction of electrons within











The assumption of the interconnect being an infinite quantum well may be justified
if the penetration depth of the wavefunction within the barrier is much smaller than
the well width. The penetration of the wavefunction within the barrier leads to a
distortion of the wavefunctions in the quantum well, which results in corrections in the
scattering matrix elements; these corrections are negligible if the band offset between
the well and the interface is large enough. To evaluate the net momentum-relaxation
time of electrons in the quantum well, only single-subband transport is considered.
For a GaAs interconnect width of 7.5 nm, the difference in the minimum energy
levels of the first and the second subbands in GaAs is greater than 10kBT at room
temperature. Hence, if the Fermi level is more than 3kBT below the second band, the
assumption of a single-subband transport is justified. The approach adopted to obtain
the momentum-relaxation time in quantum wells is described in [74], [209], [175].
Following the work of Laikhtman and Kiehl, 1993 [119], the momentum scattering














where |M(q)|2 is the scattering matrix element, q is the wave-vector transferred to
the electron during the scattering event, mDOS is the density-of-states mass of elec-
trons and is given as √mxmy, qs is the screening parameter, H(q) is the screening
matrix element that is a form factor depending on the wavefunction of the electron
and electric-field distributions, and Π(0, q) is a dimensionless polarization operator
describing the response of the 2D gas on external perturbations. The mathematical
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where e is the electron charge, W is the width of the quantum well, κ1 is the dielectric
constant in the quantum well, Ef is the Fermi energy of the electron gas, and E1 is
the first quantized energy level of electrons confined within the quantum well. In
obtaining Eq. (102), it is assumed that the dielectric constant within the well and the
barrier is the same. Using the momentum/energy-dependent momentum-relaxation
























where gν is the valley degeneracy.
The scattering matrix element |M(q)|2 is described next for various scattering
mechanisms within the quantum well.
3.3.3.1 Acoustic deformation potential scattering
For acoustic deformation potential, the result of |M(q)|2 from [130] is used. The


















where DA is the acoustic phonon deformation potential, cl is the longitudinal elastic
constant, Ff(z) and Fi(z) are the envelope wavefunctions for the incident and scattered
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electron waves. For an infinite, square well, the envelope wavefunctions are sine







where δfi is unity for i = f and zero otherwise. For intra-subband scattering, the
index i and f are identical. Therefore, 1/Wfi = 3/W. At high temperatures, when
screening can be neglected, the momentum-scattering rate due to acoustic phonons







where ρ is the material density, ul is the speed of longitudinal acoustic phonons.
Neglecting screening, the mobility due to acoustic phonons in the 2D quantum well







In Figure 60, the ADP-limited mobility in a 7.5 nm wide GaAs QW is plotted
at R.T. as a function of the carrier concentration. Also shown are the ADP-limited
mobilities for both GaAs bulk and for GaAs QWs upon ignoring screening of the
scattering potential due to the presence of 2DEG. The mobility is underestimated
upon neglecting screening particularly for high carrier concentrations.
We have compared the results of single-subband transport model with the exper-
imental data obtained by Inoue & Matsuno [91] at 77K and 300K as shown in Figure
61. The difference between the results of the theoretical model and the experimental
data increases with an increase in the well width. This is borne out of the fact that our
theoretical model assumes a simplistic model for the wavefunctions confined within
an infinite potential well, whereas, in reality, the penetration of the wavefunctions




















µADP (3D) = 6.6!104 cm2/Vs
Figure 60: The dependence of ADP-limited mobility in GaAs QWs on the carrier
concentration.

















Red symbols: Inoue & Matsuno, PRB 47, 
p. 3771, 1993 
Black line: Numerical simulation using one 
sub-band transport 
Figure 61: Mobility dominated by acoustic phonons as a function of the interconnect
width at 300K and 77K. The dashed line with symbols is the numerical simulation
result from Inoue and Matsuno [91]. The solid line with symbols corresponds to the
approximate numerical result of Eq. (108).
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3.3.3.2 Ionized impurity scattering
There are two kinds of doping profiles that are typically considered: (i) background
doping and (ii) remote doping (see Figure 62). In this work, only the mobility limited
due to electron scatterings from background doping is considered.
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Figure 62: Configuration of a single QW with a sheet of donors.









where NIMP is the volume density of impurities and FI(q, z) is a form factor related to
the electric field of ionized background impurities and is obtained by solving the elec-


























Figure 63 shows the mobility in a 7.5 nm wide GaAs QW limited due to back-
ground impurity scatterings as a function of carrier concentration at R.T. As the
impurity scattering potential is screened at high carrier concentrations, µII increases
with an increase in carrier concentration.Impurity scatterings may limit the net mo-
bility in QWs especially when NIMP is high. Therefore, quantum wells are generally
modulation doped so that the interaction between the electron and impurity wave-
functions can be reduced.


















W = 7.5 nm
Figure 63: Mobility in GaAs QWs limited by ionized-impurity scatterings as a func-
tion of electron concentration at 300K for NIMP = 1014 cm−3 and 1015 cm−3.
3.3.3.3 Interface roughness scattering
The interface roughness leads to a spatial variation in the width of the quantum
well and consequently a variation in the confinement energies of the electron. The
variation in the confinement energy acts as a fluctuating potential for the confined






where E1 denotes the first quantized energy level within the quantum well. The







where S(q) is the Fourier transform of the autocorrelation function of the well-width
fluctuations. S(q) depends strongly on the growth conditions of the quantum well.
There are two kinds of autocorrelation functions that are typically discussed in liter-




∆(r ￿ − r)∆(r ￿)d2r ￿ = ∆2e−r
2/Λ2 , (113)
where ∆ is the average height of the well-width fluctuations, and Λ is the correlation
length. The Fourier transform S(q) for this autocorrelation function is given as
S(q) = π∆2Λ2e−q
2Λ2/4. (114)










The inverse of the correlation length Λ−1 corresponds to an effective cut-off wavevec-
tor for the momentum exchange q. Using Eqs. (112) and (114), |M(q)|2(IFR) for







If screening is neglected, the IFR-limited mobility in 2D quantum wells with Gaussian







From the above equation, it can be seen that the IFR-limited mobility may have a
significant effect in semiconductors for which mz/mDOS is close to unity. In the case of
GaAs, mz/mDOS = 1, while in the case of (001)-oriented silicon QW, mz/mDOS << 1.
The mobility limited by interface-roughness scatterings for a 7.5 nm GaAs quantum
well is shown in Figure 64 as a function of the correlation length. The average height
of the well-width fluctuations is assumed to be 0.5 nm and the carrier concentrations
are taken to be 1011 cm−2 and 1012 cm−2. The IFR-limited mobility in QWs exhibits
a minimum point with respect to the correlation length. For a well width of 7.5
nm, it is found that at a correlation length of 3-4 nm, the IFR-limited mobility is
minimized for both Gaussian and exponential autocorrelation functions. The IFR-
limited mobility increases with the correlation length for a correlation length that is
>> 1 nm, and the IFR-limited mobility increases with a decrease in correlation length
for correlation length that is << 1 nm. Thus, it can be concluded that scattering by
interface roughness is most efficient when the lateral scale of the roughness is of the
same order as the electron wavelength.
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Figure 64: The impact of correlation length on the IFR-limited mobility of a 7.5 nm
wide GaAs quantum well. The height of the fluctuations in the well width is assumed
to be 0.5 nm.
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Figure 65 shows how the IFR-limited mobility in GaAs QWs scales with the well
width. The IFR-scattering limited mobility in GaAs QWs is found to scale as W5.5 for
both Gaussian and exponential autocorrelation functions. If screening were neglected,
then µIFR would exhibit W6 dependence on well width.
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Figure 65: IFR-limited mobility in GaAs QWs versus well width at 300K using a fully-
numerical approach for both Gaussian and exponential autocorrelation functions.
3.3.3.4 Optical phonon scattering
The scattering of electrons by polar optical phonons is especially important for III-
V semiconductors near room temperature. Most studies conducted in the past to
evaluate the momentum-relaxation rate for electron and polar-optical-phonon (POP)
scattering in semiconductors used the assumption that the phonon spectrum in the
quasi-2D quantum well is the same as that of the bulk. Even with this simplifying
assumption, one has to ultimately resort to numerical techniques to calculate the
POP momentum-relaxation time owing to the failure of momentum conservation ap-
proximation (MCA) for POP scattering. This is because POP scattering is largely
an inelastic process that is accompanied with the absorption and emission of high
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energy phonons. It was shown by exhaustive numerical and experimental results by
Inoue and Matsuno, 1993 [91] that around room temperature, the mobility governed
by POP scatterings is independent of GaAs well width for widths greater than 5
nm. For a silicon doping level of 2 × 1018 cm−3 in AlxGa1−xAs/GaAs/AlxGa1−xAs
(x=0.27), the experimental results on electron mobility in GaAs as a function of the
well width as obtained by Inoue and Matsuno are shown in Figure 66. It can be seen
from this figure that at room temperature, the dominant scattering mechanism in
the quantum well is due to polar optical phonons. However, the phonon-dominated
mobility for 2D and 3D structures is identical for well widths greater than 5 nm. An
exhaustive quantitative study by Riddoch and Ridley, 1983 [184] also showed that the
impact of 2D phonon spectra on the mobility of electrons in quasi quantum wells is
negligible. Thus, one can conclude that the phonon-limited mobility is not strongly
dependent on the two-dimensionality of the system, i.e., the well width. Hence, the
model for POP-limited mobility in 2D quantum wells is assumed to be the same as
that in bulk, with a POP-limited mobility of 9400 cm2/Vs at 300K. At 77K, the
dominant scattering mechanism that limits the electron mobility in the quantum well
is due to ionized impurities.







3.3.3.5 Net mobility in GaAs QWs
Using the mobility models developed above for various scatterings mechanisms, the
















The net mobility in GaAs QWs as a function of the well width is plotted in Figure
67 at R.T. It can be seen from this figure that the net mobility is dominated by polar
121


















Nd = 2! 10
181/cm3
Ionized impurity
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Figure 66: Mobility versus well width for GaAs quantum wells at 300K and 77K as
obtained in [91]. The dotted lines with symbols are theoretical estimates by Inoue
and Matsuno at 300K and 77K. The silicon doping concentration for the experiment
is 2× 1018 1/cm3.
optical phonon scattering for well widths greater than 10 nm. Only when the well
width is less than 5 nm, the IFR scatterings will also begin to limit the net mobility
in the QWs. Also the theoretical model matches well with the experimental data
obtained by Inoue & Matsuno [91].
The electron diffusion coefficient, D, in a 2D system is related to the electron

















where F0 is the Fermi-Dirac integral of order zero. Figure 68 shows the diffusion
coefficient versus the well width in GaAs at R.T. The electron diffusion coefficient
increases with an increase in carrier concentration because of the screening of scat-
tering potential by the 2DEG in the quantum well. The electron diffusion coefficient
is > 100 cm2/s for W > 7 nm at Ns = 1011 cm−2. The electron diffusion coefficient




















II (NIMP = 1014 cm-3) 
W = 7.5 nm 
T = 300K 
Ns = 1012 cm-2 
∧ = 3.3 nm 
! = 0.5 nm 
Expt. Inoue & Matsuno 
Figure 67: The net mobility of GaAs QW as a function of well width. The red
symbols correspond to the experimental values of mobility obtained in [91].


























 = 0.5 nm
 = 3.3 nm
NIMP = 10
14 cm 3
Figure 68: Electron diffusion coefficient in GaAs QWs versus interconnect width.
The electrical conductivity of the 2D electron gas in a quantum well is given using






where Ns is the 2D carrier concentration. Using Eqs. (104) and (121), the conduc-
tivity is expressed in terms of the electron mobility according to











Figure 69 shows the electrical conductivity in a 2D GaAs quantum well as a function
of the well width at R.T. The 2D conductivity degrades as the well-width scales below
10 nm particularly for low carrier concentration.
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Figure 69: The 2D conductivity of electron gas in GaAs quantum well versus the well
width at 300K.
3.4 Conclusions
In this chapter, physical models of the transport parameters that govern the perfor-
mance and the energy dissipation of spin interconnects are presented. The impact of
geometrical scaling and edge effects on the transport parameters are examined for a
variety of interconnect materials: copper, aluminum, single- and multi-layer graphene
nanoribbons, silicon, and gallium arsenide. The advantages of graphene that can be
obtained from its long electron mean free path can only be materialized if graphene
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can be patterned into nanoribbons with smooth edges. It is shown that even a 20%
edge-scattering probability of electrons reduces the conductivity of graphene by an
order of magnitude. Other transport parameters also degrade in the presence of edge
roughness.
Metallic conductors such as aluminum and copper may be attractive for use as
short spin interconnects particularly due to their ease of fabrication with matched-
resistivity interface with injecting nanomagnet in spin-valve circuits. Even though the
impact of size effects in metallic conductors is less severe than in graphene nanorib-
bons, it is shown that the resistivity of metallic conductors may increase by an order
of magnitude or more in the presence of grain-boundary scatterings. Semiconduct-
ing interconnects offer the advantages of a mature technology with the flexibility of
tuning the electrical properties of the material through doping to serve as both the
interconnect and the device in a spin-logic fabric. For GaAs interconnects at narrow
dimensions, quantum confinement effects are incorporated to obtain the transport
parameters. It is found that interface roughness scattering may be the dominant
scattering mechanism only at low temperatures and low doping concentrations. At
around room temperature, scattering of electron by polar optical phonons in GaAs
dominates for interconnects wider than 10 nm.
Table 20 summarizes the findings of this chapter. The values of spin transport
parameters are provided for various interconnect materials. The interconnect width is
taken to be 7.5 nm and the lattice temperature is assumed to be 300K. The best-case
conductivity values are obtained for graphene nanoribbons. However, quantum resis-
tance at the contacts must be incorporated for graphene nanoribbons to obtain the
net resistance. The best-case carrier diffusivity is offered by graphene nanoribbons,
while the lowest value of electron diffusivity is obtained for metallic conductors. The
best-case electron mobility value is obtained for gallium arsenide quantum wells.
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Table 20: Transport parameters in various spin interconnect materials. R denotes the grain-boundary reflectivity, p denotes the
sidewall specularity. PGNR is the edge-scattering coefficient, and Ef is the Fermi energy in the GNR. The c-axis resistivity in the
case of ML-GNRs is taken to be 0.3 Ωm. For GNRs, the sheet resistance is quoted instead of the resistivity. Nd is the n-type
doping in semiconducting interconnects. Values are quoted for interconnect width of 7.5 nm. Λ is the correlation length of the
interface roughness, ∆ is the height of the well-width fluctuations, and Ns is the sheet carrier density in the quantum well. The







Copper (R = 0.5, p = 0) 2×10−7 3 17
Aluminum (R = 0.5, p = 0) 1.3×10−7 2.7 20
Single-layer GNR (PGNR = 0.2, Ef = 0.4 eV, λsub = 300 nm) 411 Ω 157.8 802
Multi-layer GNR (PGNR = 0.2, Ef = 0.4 eV, N=4, L = 10 µm,
λsub = 300 nm)
117 157.8 802
Silicon (Nd = 1018 cm−3) 2.79× 10−4 7.5 275
Gallium Arsenide (Nd = 1018 cm−3) 6.8×10−5 90 2700
Gallium Arsenide QW (Λ = 3.3 nm, ∆ = 0.5 nm, Ns = 1011
cm−2)




Spin relaxation refers to the process by which a non-equilibrium population of electron
spins is brought to its equilibrium value in a material. If an electron suddenly changes
its spin orientation then it is referred to as "spin flip". However, if a spin population
changes gradually with time then it is referred to as "spin relaxation". The aim of this
chapter is to study spin-relaxation mechanisms relevant in non-magnetic interconnect
materials and to obtain physical models of spin-relaxation length in these materials
as a function of the interconnect width and size-effect parameters. The main cause
of spin relaxation is the spin-orbit coupling (SOC) that arises due to various intrinsic
and extrinsic effects in materials. It is SOC that in conjunction with momentum
relaxation of electrons gives rise to the relaxation of electron spins. From classical
electrodynamics, in the rest frame of the electron, the proton is circling around it. The
circling proton has a current and a magnetic field associated with it. The magnetic
field exerts a torque on the magnetic dipole moment of the spinning electron causing a
change in its quantized energy by an amount ∆so, also called the SOC. This eventually
causes the non-equilibrium population of electron spins to relax to its equilibrium
value. The main spin relaxation mechanisms due to various spin-orbit couplings in
materials can be broadly categorized into the following:
Elliott-Yafet (EY) In most materials that are centrosymmetric (metals and group-
IV semiconductors), this is the dominant spin-relaxation mechanism. According
to the EY spin-relaxation mechanism, there is a finite probability of spin flip as-
sociated with every momentum-scattering event. Thus, the net spin-relaxation
time is proportional to the momentum-relaxation time.
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D’yakonov-Perel’ In the case of III-V semiconductors like GaAs, bulk-inversion
asymmetry leads to a lift-off of spin degeneracy. This is known as the Dres-
selhaus spin-orbit coupling (DSOC). The effective magnetic field due to DSOC
causes electrons to precess about the magnetic field. The angle by which spins
rotate between consecutive momentum-relaxation events is φ = Ωkτp, where
τp is the momentum-relaxation time, and Ωk is the momentum-dependent pre-
cession frequency. In a random-walk model, the variance after N time steps
is < φ >2=< Ωk >2 τ2pN. Electron spins are assumed to have relaxed when
the mean-squared angle after N steps is large. Assuming spins relax when
< φ >2∼ 1, the number of time steps required for this is N = τs/τp, which gives
< Ωk >2 τpτs ∼ 1. Hence, according to the D’yakonov-Perel (DyP) mechanism,
τs ∝ τ−1p .
Bir-Aronov-Pikus This mechanism is a source of spin relaxation in p-type semi-
conductors. In this case, the electron is in close proximity with holes. Thus,
the wave functions of the electrons and holes overlap, which causes an exchange
interaction between them. The exchange interaction leads to eventual spin re-
laxation in p-type semiconductors.
Hyperfine interaction This interaction refers to a magnetic interaction between
the magnetic moments of the nuclei and electrons. It is relatively of little im-
portance at R.T. in bulk semiconductors and metals, but may become important
to consider in the case of electrons confined in quantum dots or for donor-bound
electrons.
4.1 Techniques to measure spin relaxation
In this section, we focus on two commonly used techniques to measure spin-relaxation
time in materials.
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4.1.1 Conduction electron spin resonance (CESR)
The first technique is the conduction electron spin resonance (CESR), which pro-
vides rich information about the electron-phonon and electron-impurity interactions
through the signal intensity and the power absorption line-width. From the data on





where γ = gµB/h̄ is the gyromagnetic ratio of the electron, and α is a factor of the
order of unity that depends on the observed line shape of the absorption spectra. For
a sample thinner than the skin depth, α = 2, while for a thicker sample, a Dysonian
line shape is used to fit the data. In the latter case, the value of α depends upon
the ratio of the skin depth and the spin-relaxation length. When the spin-relaxation
length dominates, then α ≈ 11.
4.1.2 Spin valve signal
There are typically two kinds of spin-valve structures that are used to measure the
spin-relaxation length (see Figure 70). The first is a three-terminal (3T) spin-valve
structure in which one of the ferromagnetic electrodes is common between the in-
jection and the detection terminals. By contrast, in a four-terminal (4T) spin-valve
structure, there are no common ferromagnetic electrodes between the injection and
the detection terminals. In either of the spin-valve structures, an electrical injection of
spin-polarized electrons is accomplished from the ferromagnet into the non-magnetic
channel. As the spin-polarized electrons diffuse spatially, another ferromagnetic con-
tact is used to detects the amount of spin through the Johnson-Silsbee coupling.
By fitting the spin signal at the receiver using an exponential function of the form
e−L/Ls, where L is the length through which the electron spins have diffused, the
1
For a complete theory of possible line shapes of the absorption spectra of the CESR, refer to
[54].
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Figure 70: The left figure shows a three-terminal spin valve, while the right figure is
a four-terminal spin valve (also called a non-local spin valve).
4.2 Metallic conductors- Cu and Al
In centrosymmetric materials such as metals and group-IV semiconductors, the dom-
inant spin-relaxation mechanism is known as the Elliott-Yafet (EY) mechanism. In
1954, Elliott [58] showed that the existence of a spin admixture together with a
spin-independent scattering potential could lead to the spin relaxation of conduction
electrons. The spin-orbit coupling, Vso, induced by the periodic potential, Vsc, of the




∇Vsc × p̂.σ̂, (125)
where m is the free electron mass, p̂ is the linear momentum operator (=−ih̄∇), and
σ̂ are the Pauli spin matrices. In the presence of spin-orbit coupling, the electronic
Bloch states are an admixture of spin-up and spin-down states. The Bloch states are
represented as










The states corresponding to Ψkn↑(r) and Ψkn↓(r) are degenerate and can be chosen
to represent electrons polarized along the z-direction; this is because in most cases
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the typical value of |a| is close to unity and that of |b| is much less than unity.
Hence, these states can still be labeled as up- and down-spin states, respectively. The
probability of an electron spin flipping at any momentum scattering event is ≈ |b|2.
That is, τp/τs ≈< |b2| >, where τp is the momentum-relaxation time, τs is the spin-
relaxation time, and < |b2| > is obtained by averaging the value of |b2| over the entire
Fermi surface. In the case when bandstructure non-idealities are removed and it is
assumed that only one band contributes significantly to the spin-orbit coupling, it can
be shown that |b| ≈ (λso/∆E), where λso is the amplitude of the matrix element of
spin-orbit interaction between the two coupled states, and ∆E is the energy difference
between the considered band and the nearest band that is coupled to it via the spin-
orbit coupling. However, this estimate of |b| ≈ (λso/∆E) works well for monovalent
metals like Cu and Ag but fails for polyvalent metals like Al. Elliott showed that the







where ∆g is the deviation of the g-factor of conduction electrons from their free-
electron value (g0 = 2.0023). Several CESR experiments have been conducted to
obtain τs and empirically test the validity of the Elliott relation in metals. The
experimental technique of CESR is more suited to establishing a relationship between
τs and τp because it avoids the need of an ambiguous parameter (λso/∆E). When the
Elliott relation for spin relaxation due to phonons in metals was empirically tested







where the constant of proportionality lies between one and 10. Table 21 shows the
values of ∆g and (τp/τs) due to phonons for various metals. The data was collected
by Beuneu and Monod, 1978.
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Table 21: Values of ∆g for metals and the ratio of momentum-relaxation time and
spin-relaxation time. Data collected by Beuneu and Monod, 1978.
Material ∆g τp/τs
Cu (3.1±0.1)×10−2 ≈ (∆g)2 = 10−3
Al (-5±1)×10−3 ≈ 10× (∆g)2 = 1.6× 10−5
Ag (−1.9± 0.1)× 10−2 ≈ 10× (∆g)2 = 3.6× 10−3
Au (0.1± 0.01) ≈ 10× (∆g)2 = 0.01
In 1963, Yafet [242] showed that the product of the temperature-dependent spin-
relaxation rate, Γs(T), and the temperature-dependent material resistivity, ρ(T), is a
constant. That is, Γs(T)ρ(T) = C, where the constant of proportionality, C, depends
on the presence of band-structure anomalies such as spin hot spots, particularly in the
case of polyvalent metals like aluminum [253], [62]. In 1978, it was shown by Meservey
and Tedrow [145] that the conduction-electron-spin scattering at a metal surface is
caused by the spin-orbit interaction. Hence, similar to the case of spin relaxation due
to phonons, the relationship between the spin-relaxation time and the momentum-
relaxation time due to surface defects can be expressed as τp/τs = C ￿, where the
constant, C ￿, is a function of the atomic number of the metal under consideration.










where the index i corresponds to the ith scattering mechanism, and ηiso is the corre-
sponding spin-orbit coupling. For phonon-induced scatterings, aph is equal to 10−3 in
Cu and 1.2×10−4 in Al, as obtained from CESR measurements and also by theoretical
calculations using realistic pseudoptentials in the case of polyvalent Al by Fabian and
Das Sarma [62]. In the absence of magnetic impurities in the sample, Mattheissen’s
rule can be used to combine the spin-relaxation times due to various scatterings to



















ph + τphp ad
. (132)
The net spin relaxation length, Lnets =
￿
Dτnets can be simplified to give
Lnets =
λdλph￿
3 (λd + λph) (aphλd + adλph)
. (133)
In this research work, the values of the constants ad and aph are extracted from
experimental data on the spin-relaxation length from spin-valve experiments as de-
scribed in Section 4.1.2. Figure 71 shows the spin-relaxation length in Cu versus the
material conductivity taken from various experiments using the non-local spin-valve
(NLSV) geometry at 4.2K and 300K. At 300K, the best-case spin-relaxation length
in Cu is less than 500 nm, for material conductivities between (0.3-0.5) µΩ.cm for
all the samples. At 4.2K, when all the phonon modes are adequately frozen, the
spin-relaxation length in Cu is between 500 nm-1 µm. In the case of Al, the best-case
spin-relaxation length reported with NLSV experiments is 600 nm at 300K and 1200
nm at 4.2K (Figure 72).
To experimentally extract the value of ad and aph from experimental results, the

















where m∗ is the effective mass of electrons in the metal, vf is the Fermi velocity of
electrons, n3D is the three-dimensional carrier concentration in the material, and the
product ρLs is known from the experimental data. Using the above relations, the
experimentally extracted values of ad and aph for Cu are plotted in Figure 73. The
value of aph lies between (1− 2)× 10−3, while ad lies between (2− 7)× 10−4. These









Figure 71: Spin-relaxation length, Ls, in Cu versus the material conductivity at 4.2K
and 300K. Only data points from non-local spin-valve geometry have been considered.










Figure 72: Spin relaxation length, Ls, in Al versus the material conductivity at 4.2K
and 300K. Only data points from non-local spin-valve geometry have been considered.
Data extracted from [92], [93], [163], [227].
For simulations, the values selected for ad and aph are 7.3 × 10−4 and 2 × 10−3
from Jedema et al. [93]. From Figure 73, it can be seen that a few experiments
yield significantly larger values of ad (Ji et al. and Kimura et al.). The reason for
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these larger values is the presence of extrinsic factors that open up additional spin-
relaxation channels in these samples. In the case of the sample studied by Y. Ji et
al., there are magnetic impurities in the sample that "increase the spin-flip scattering
per scattering event" [94]. For the sample studied by Kimura & coworkers [112],
the reason noted by the authors in the work for lower values of spin-relaxation time
without any substantial increase in resistivity is that their Cu sample has oxidized

























Figure 73: Experimentally extracted value of a versus the effective resistivity of Cu.
The value of a extracted at 4.2K corresponds to ad, while the value extracted at 300K
corresponds to aph.
The value of a extracted from NLSV experiments in Al versus its effective resis-
tivity is plotted in Figure 74. For simulations, the values selected for ad and aph are
3.7× 10−4 and 1.3× 10−4 from Jedema et al [93]. The value of aph in Al as extracted
from experiments is much larger than the value obtained from using the atomistic
calculations. The reason for this is that aluminum being a polyvalent metal has spin
hot-spots on its Fermi surface. If an electron spin jumps from or into a spin hot
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spot, the spin flips with a much higher probability. However, the value of aph in Al
is still lesser than that in Cu, signifying that relaxation of electron spins mediated by
phonons is slower in Al than in Cu.





















Figure 74: Experimentally extracted value of a versus the effective resistivity of Al.
The value of a extracted at 4.2K corresponds to ad, while the value extracted at 300K
corresponds to aph.
To evaluate the spin-relaxation length in metals, the knowledge of λd and λph is
needed in addition to the knowledge of ad and aph. Figure 75 shows the value of
the effective MFP of electrons versus the grain-boundary reflectivity of Cu and Al
interconnects. The vertical green line in Figure 75 corresponds to a grain-boundary
reflectivity R = 0.145 and specularity p = 0. The value R = 0.145 is extracted from
Cu NLSV experiments in [93] (see Chapter III). The value of p was assumed to be
zero. This is because Rosnagel and Kuan reported that Cu/Ta interface should be
diffusive for electrons due to the fact that the Fermi surafces of Cu and Ta do not
match yielding a very low value of specularity at the sidewalls [186]. Hence, for the
extraction of R from experiments, p was assumed to be between 0 and 0.2. For a 10
nm wide Cu interconnect, the effective MFP of electrons is 8.3 nm at R = 0.145 and
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p = 0. For the same values of R, p, and W, the defect-induced MFP of electrons in
Cu is found to be 10.5 nm. In the case of Al, the value of R extracted from Al NLSV
experiments is 0.01 at p = 0 [93]. This gives an effective electron MFP of 5 nm and




Figure 75: Effective MFP of electrons in Cu and Al versus the grain-boundary re-
flectivity of the interconnect. Two values of the interconnect width are selected: W
= 10 nm and W = 20 nm.
The spin-relaxation length in Cu and Al at R.T. is plotted in Figure 76 versus
the interconnect width. In the absence of size effects, the spin-relaxation length in
Al is 0.62 µm, while that in Cu is 0.5 µm. This is because the spin-orbit-coupling
energies due to phonons and defects in Al are lower than that in Cu. Without any
size effects, the spin-relaxation length in metals is independent of the interconnect
width. At R = 0.145 and p = 0, the spin-relaxation length in Cu degrades to 154 nm
for a 10 nm wide interconnect. At R = 0.01 and p = 0, the spin-relaxation length in
Al degrades to 258 nm at W = 10 nm.
The impact of sidewall specularity on the spin-relaxation length in Cu and Al is
plotted in Figure 77 in the absence of any grain-boundary reflectivity (R = 0). The
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spin-relaxation length in Al is greater than that in Cu irrespective of the sidewall
specularity parameter at R = 0 and W=10 nm. This is again attributed to the lower





Figure 76: Spin relaxation length at R.T. in Cu and Al versus interconnect width.
Figure 77: Spin-relaxation length at R.T. in metals as a function of sidewall specu-




Graphene has a low atomic number Z = 6; hence, it has a lower intrinsic spin-
orbit coupling, which suggests a much longer spin-relaxation length than that in
metals. The main SOCs that need to be considered for graphene on a substrate
are (i) atomic, (ii) ripple-induced, and (iii) substrate-induced (remote phonons and
charge impurities). The various SOCs in graphene, ∆so, are tabulated in Table 22.
Table 22: Various spin-orbit couplings in graphene. Nimp denotes the impurity con-
centration. The curvature-induced coupling constant, ∆curvso depends on the ripple
radius, which has been assumed to be between 50-100 nm. The value for substrate-
induced τs is quoted for a Fermi energy, Ef = 0.1 eV. All values are at R.T. unless
otherwise noted.
Coupling constant Value (eV) τs Reference
∆intso (intrinsic) 8.6×10−7 18 µs [88]
∆curvso (curvature) 1.7×10−5 0.28 µs [88]
∆subso (substrate) 7.24×10−8 0.6 ms [59]
(Nimp = 4× 10111/cm2)
∆subso (substrate) 2.17×10−6 6 µs [59]
(Nimp = 4× 10121/cm2)
In the case of graphene, the atomic SOC is relatively weak because of the low
atomic number of carbon (Z = 6). However, owing to its corrugated surface, there
is always going to be an inherent ripple-induced SOC in graphene. The ripples in
graphene have a coupling strength that is 20× stronger than the intrinsic coupling
in graphene. The substrate-induced SOC depends on the concentration of charged
impurities existing at the interface between the graphene sheet and the substrate and
the distance between the graphene sheet and the substrate (≈ 0.35 nm). The pres-
ence of polar phonons and charged impurities in the substrate lead to what is called a
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Bychkov-Rashba (BR) SOC, which manifests itself as a momentum-dependent mag-
netic field around which electron spins tend to undergo precession. The effective pre-
cession frequency is given as Ωeff = 2ζBREeff/h̄, where Eeff is a momentum-averaged
effective electric field perpendicular to the sample plane, and ζBR is a BR coupling
constant. The values of ζBR from rough estimate is 0.258 µeV/V/nm [103]; from
tight-binding model, ζBR is estimated to be 17.9 or 66.6 µeV/V/nm [82], [149]; from
first-principles calculation, ζBR is found to be 5 µeV/V/nm [59]. The theoretically-
estimated values of τs in graphene for various SOCs are provided in Table 22.
Here we provide a quantitative estimate of the spin-relaxation time in graphene.
Such an estimate is useful in highlighting the fundamental limitations of using graphene
as the channel material in ASL. A generalized form of spin-relaxation time in graphene







where the factors KEY and KDyP result from either the EY-type or the DyP-type scal-
ing, respectively, of spin-relaxation time with momentum-relaxation time, τp. It has
been shown in [201], [59], [244], [158] that for various scattering mechanisms KEY can
be approximated as (∆effso /Ef)2, where Ef is the Fermi energy; KDyP is approximated
as (∆effso /h̄)2. ∆effso is an effective SOC that includes the effect of ripples in graphene,
impurities and phonons in the substrate, and edge roughness for narrow GNRs, and
also adatoms for dirty graphene samples. The net spin-relaxation time will follow a
DyP scaling when (Kfλeff)2 >> 1, where Kf is the Fermi wavevector. In the DyP
regime, the spin-relaxation length is independent of the electron MFP.
In Figure 78, the spin-relaxation time in bulk graphene is plotted as a function of
the carrier concentration. The landscape of τs versus Ns exhibits a maximum point
at which the spin-relaxation mechanism changes from EY to DyP. The value of τs
at this maximum point is approximately 90 ns. The inset plot of Figure 78 shows
the spin-relaxation length versus carrier concentration in bulk graphene at R.T.. As
140
the DyP mechanism dominates for carrier concentrations in excess of 1012 cm−2, the
spin-relaxation length saturates to approximately 20 µm. This is a typical signature
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Figure 78: Spin-relaxation time versus carrier concentration in bulk graphene. The
inset plot shows the spin-relaxation length versus carrier concentration,
In Figure 79, the spin-relaxation length in graphene nanoribbons is plotted as a
function of the ribbon width for various values of the spin-orbit coupling, ∆effso . The
spin-relaxation length is nearly constant for ribbons with width more than 10 nm. For
∆effso dominated by curvature-induced coupling in graphene, the value of Ls for W >10
nm and Ef = 0.2 eV and PGNR = 0.2 is approximately 17 µm. The spin-relaxation
length degrades quadratically with an increase in ∆effso such that for ∆effso = 0.1 meV,
Ls saturates to 2.9 µm for W > 10 nm . The impact of edge roughness on Ls is only
minimal as seen in the inset plot of Figure 79, which is again a typical characteristic
of the DyP spin-relaxation mechanism.
A survey of spin-relaxation lengths in graphene from spin-valve experiments is
shown in Table 23 given at the end of this section. The experimentally measured Ls
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Figure 79: Spin-relaxation length in GNR versus ribbon width. The inset plot shows
the impact of edge-scattering coefficient on the spin-relaxation length of a 5 nm
ribbon.
lower than the theoretically estimated values even upon considering substrate-induced
spin relaxation in graphene. Further, there is considerable debate in literature on the
relationship between the spin-relaxation time and the momentum-relaxation time
in graphene. When τs is proportional to momentum-relaxation time τp, it is more
commonly referred to as EY-type spin relaxation, while for τs ∝ τ−1p , it is identified
as the DyP-type spin relaxation.
The Groeningen research group recently published experimental data that showed
an EY-type spin relaxation to be present in graphene at all carrier densities [99].
However, the experimental results of the Riverside group shown an EY-type spin
relaxation in graphene at 4K, while at R.T., the EY mechanism of spin relaxation
could not explain their experimental findings [77]. Experimental observations on spin
relaxation in graphene that seem to stem neither from intrinsic factors like curvature
SOC nor extrinsic factors such as the substrate have been explained by multiple the-
oretical physicists by considering adatoms in graphene [164], [158]. If certain type of
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adatoms that hybridize with the carbon atoms are present in graphene, they induce
a localized spin-orbit coupling, ∆locso (r), due to the distortion of the lattice coordina-
tion. This localized adatom SOC is typically several orders of magnitude larger than
other SOCs in graphene due to inversion asymmetry and ripples. The experimental
setup of spin valves to measure the spin-relaxation length unintentionally introduces
metallic adatoms because of the close proximity of graphene channel with the ferro-
magnetic contacts. A thorough investigation of spin relaxation in graphene due to
the random Rashba field (RRF) of the adatoms using kinetic spin Bloch equations
(KSBE) was performed by Zhang and Wu in 2011 [244]. By fitting and compar-
ing their theoretical results with experiments, they were able to conclude that the
dominant spin-relaxation mechanism in the experimental results is the one due to
the average Rashba field induced by adatoms, and the nature of this spin relaxation
mechanism can change from DyP to EY depending on the environmental factors such
as the electron density and the ambient temperature.
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Table 23: A survey of experimental values of spin-transport parameters in single-layer graphene. The temperature is 300K
unless otherwise stated. Pj denotes the injection efficiency.
Reference D (cm2/s) Ls(µm) τs (ps) Pj W (µm)
Shiraishi et al, 2009 [196] 210 1.6 120 0.09 -
Han and Kawakami, 2011 [77] (T=4K) 300 5.1 900 – –
Han and Kawakami, 2011 [77] 130 2.4 447 – –
Pi et al, 2010 [171] 200 1.48 110 – –
Josza et al, 2009 [99] 160 1 62.5 – 0.3
Han et al, 2010 [78] – 2 – (0.2-0.31) 2
Han et al, 2009 [79] 120 1.5 84 0.013 1.9
Josza et al, 2009 [100] 200 2 200 0.18 0.5
Popinciuc et al, 2009 [173] 300 1.8 106 0.053 1.1
(ne = 1.8× 10121/cm2)
Popinciuc et al, 2009 [173] 180 1.4 100 0.04 1.1
(ne ≈ 0)
Popinciuc et al, 2009 [173] 270 2 145 0.093 0.3
(ne = 1.8× 10121/cm2)
Popinciuc et al, 2009 [173] 130 1.1 92 0.074 0.3
(ne ≈ 0)
Tombros et al, 2008 [224] 200 0.8 21 – 1.2
(ne = 10121/cm2)
Tombros et al, 2008 [224] 300 1 33 – 1.2
(ne = 2× 10121/cm2)
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4.4 Silicon
It was shown by Yafet, 1963 [242] that for semiconductors in which the minimum of












where ρ is the material density, u is the velocity of sound, D ￿ ≈ Ca∆g, where a is the
order of lattice constant, C is the deformation potential, and ∆g is the difference in
the g-factors of conduction electrons in silicon and free electrons. The Yafet relation
in Eq. (137) shows that the temperature dependence of τphs in silicon is T−5/2 if ∆g
is considered to be a temperature-independent parameter. Indeed, this temperature
dependence has been used to fit experimental data, especially at low temperatures
[87]. However, a study conducted in 1964 by Lancaster & coworkers [120] showed
that the roll-off of τphs with temperature is steeper than T−5/2. This temperature
dependence is suggested to result from the interaction of electrons with both intra-
and inter-valley acoustic phonons. The interaction between electrons and inter-valley
acoustic phonons becomes more active for temperatures greater than 160K. Hence, a
modification to the temperature dependence of spin-relaxation time due to phonons in
silicon may be needed. To extract the temperature dependence of the spin-relaxation
time in phosphorus-doped silicon (Si:P) more accurately from experiments, we use
the data from Lepine, 1970 [123]. In 1970, Lepine studied the CESR of Si:P for
temperatures between 50K and 300K. The doping of phosphorus in silicon was kept
below 1017 cm−3 for all the samples studied by Lepine. In Figure 80, the CESR
data collected by Lepine is fitted using T−θ for various values of θ. It is found that
θ = 3 fits the data set most accurately for low-doping concentrations and T>150K.
The choice of θ also matches with the theoretical estimate by Cheng et al. [36] and
Restrepo & Windl [183]. The data collected by Lepine for T<150K is not shown,
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since the spin-relaxation mechanism in silicon at low temperatures is not governed by
the Elliott-Yafet mechanism but rather by the hyperfine interaction between electrons
and phosphorus nuclei (donor-bound electrons) [123].




















CESR data from Lepine, 1970 
! = 3.5  
! = 2.5  
! = 3 
Figure 80: Spin-relaxation time in Si with a doping of 1014 cm−3 measured using
CESR by Lepine, 1970 [123].
Based on the experimental fitting of Lepine’s data as well as theoretical calcula-








where τ0 is the spin-relaxation time due to phonons at 300K and is equal to 7.7 ns,
and θ = 3.
The spin-orbit interaction due to impurities in silicon becomes especially impor-
tant at high doping concentrations. In 1964, H. Kodera [114] obtained a theoretical
relationship between the CESR line-width of non-degenerately-doped silicon and the








where ∆g is the difference in the g-factors of the conduction electrons in silicon and
free electrons, and A(T) is a pre-factor that varies linearly with temperature and is
doping independent. Using Eq. (124), the spin-relaxation time due to impurities,







We define α(T) = γA(T) (∆g)2. If ∆g is independent of doping and temperature
for non-degenerate doping in silicon, then α(T) will also be doping independent and
will vary linearly with temperature. Figure 81 shows the values of ∆g versus doping
at 300K and 78K from experimental data collected by Graenacher and Czaja, 1967
(referred to as “GC, 1967" hereafter) [75]. It can be seen from Figure 81 that ∆g
is only slightly sensitive to doping for non-degenerate doping and varies only very
slightly from T = 78K to T = 300K. Hence, the assumption that α(T) varies linearly
with temperature and is doping-independent in silicon is justified.
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Figure 81: ∆g versus the doping concentration in silicon at 300K and 78K. Data
collected by Graenacher and Czaja, 1967 [75].
According to Eq. (140), the relationship between 1/τIMPs and 1/µIMP is linear
147
at a given temperature. The slope of the plot of 1/τIMPs versus 1/µIMP at a given
temperature is equal to α(T) for that temperature. At 300K, the data on Hall mobility
of Si:P from GC, 1967 is used to obtain 1/µIMP using the Klaassen electron-mobility
model in silicon. Then the data on τs is used to extract the contribution of impurities
by removing the contribution of phonons to spin relaxation in silicon at R.T. (= 7.7
ns). Figure 82 shows the plot of 1/τIMPs versus 1/µIMP at 300K by using data sets
from GC, 1967 and H. Kodera, 1970 [116].















Green: Linear fit degenerate 
Figure 82: Spin-relaxation rate due to impurities versus the inverse of impurity-
dominated mobility in silicon at 300K.
It can be seen from Figure 82 that the spin-relaxation rate due to impurities is
linearly proportional to the inverse of the momentum-dominated mobility in silicon.
The slope, which is α0 = α(300K), is extracted to be 2.249× 1010 cm2/Vs2 at 300K.
The linear relationship between 1/τIMPs and 1/µIMP is not preserved at the tempera-
ture of 78K as can be seen from Figure 83. This result is attributed to the fact that at
low temperature other spin-relaxation mechanisms might be more dominant than the
Elliott-Yafet mechanism of spin relaxation. To further examine the choice of α0, the
148
data from Suzuki & coworkers, 2011 [217] with a doping concentration of 5×1019 cm−3
is shown in Figure 84. The spin-relaxation time in Suzuki et al., was measured using
a lateral non-local spin-valve device. Spin injection and Hanle-type spin precession
signals were successfully measured at R.T. Using a value of α0 = 5 × 1010 cm2/Vs2
in our theoretical model of Eq. (140), the experimental data can be very well ex-
plained. The experimentally-measured spin-relaxation time data rolls off as T−2 with
temperature. Our theoretical model predicts a slower temperature dependence, which
is ∼ T−1.7.
















Red: Granacher and Czaja, 1967
Blue: Kodera, 1970
Figure 83: Spin relaxation rate due to impurities versus the inverse of impurity-
dominated mobility in silicon at 78K.
From a rich source of experimental data using CESR in Si:P at low and high tem-
peratures, the following semi-empirical model of spin relaxation in non-degenerately













where α0, τ0, and θ are fitting parameters. Their values have been extracted from
experiments: α = 2.25× 1010 cm2/Vs2, τ0 = 7.7 ns, and θ = 3.
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Appl. Phys. Express 4 , 2011
Figure 84: Temperature-dependent spin-relaxation time for a doping concentration
of 5 × 1019 1/cm3. Fitted with theoretical model of Eq. (140) with α0 = 5 × 1010
cm2/Vs2.
The complete spin-relaxation model in silicon is tested for a range of tempera-
tures and doping concentrations using experimental data from Lepine, 1970 [123] and
Kodera, 1969 [115]. The results are shown in Figures 85 and 86, respectively. The
semi-empirical model of the spin-relaxation time in silicon matches very well with the
experimental data for T>150K and doping Nd ≤ 1019 cm−3. The error percentage
between the results from the theoretical model and the experimental data is less than
10% at 300K for all doping levels less than 1019 cm−3.
Using the semi-empirical spin-relaxation model developed for non-degenerately
doped silicon, the spin-relaxation length versus doping in silicon at various temper-
atures is plotted in Figure 87. The room-temperature spin-relaxation length in Si
degrades from 5 µm at Nd = 1014 cm−3 to 1 µm at Nd = 1019 cm−3. At 200K,
the degradation in the spin-relaxation length is from 12 µm to 1.2 µm as the dop-
ing increases from 1014 cm−3 to 1019 cm−3, while at 400K the degradation in the
spin-relaxation length is from 2.72 µm to 0.82 µm for the same change in the doping
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Figure 85: Spin-relaxation time versus temperature from theoretical model (dashed
line) and from measured data by Lepine, 1970 [123] (symbols).





















Symbols: experiment (Kodera, 1966)
Line: theory
error < 12 % 
Figure 86: Room-temperature spin-relaxation time versus doping in silicon from the-
oretical model (dashed line) and measured data by Kodera, 1969 [115] (symbols).
density. Hence, the spin-relaxation length degrades more rapidly with an increase
in doping concentration at low temperatures. The room-temperature spin-relaxation
length in silicon at low-doping levels is approximately an order of magnitude larger
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than the best-case spin-relaxation lengths obtained in Cu and Al. Even at high doping
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Figure 87: Spin-relaxation length versus doping concentration in silicon at various
temperatures.
It is important to compare the results of CESR-measured spin-relaxation time
with the results obtained using spin-valve measurements in silicon. The experimental
data on spin-relaxation time measured by C.H. Li et al. [128] using a 3T spin-valve
structure is provided in Table 24. A doping concentration of 1018 cm−3 is used in the
experiment. The diffusion coefficient in silicon for various doping levels is obtained
using the models described in Chapter III.
The coefficient α(T) extracted from the data in Table 24 as a function of tem-
perature is shown in Figure 88. It is found that α(300K) = 5 × 1011cm2/Vs2. This
value is an order of magnitude larger than the value of α0 = α(300K) obtained from
CESR data in Si:P. Further, the linear temperature dependence of α(T) around room
temperature is not preserved in this experimental data. This discrepancy can be
explained if one takes into account the impact of contact electrodes whose vicinity
with the spin-current channel (the semiconductor) opens up additional spin-relaxation
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paths and ultimately leads to a more rapid spin relaxation than in the bulk Si used in
CESR experiments. The impact of contacts on the spin relaxation is more severe in
the case of three-terminal geometries such that the usual ordering of spin-relaxation
times measured using various experimental setups is τs(CESR) > τs(4T) > τs(3T).
Table 24: Data from C.H. Li et al. [128] on spin-relaxation length in silicon for a
doping concentration of 1018 cm−3. Diffusion coefficient has been obtained from the
theoretical model described in Eq. (75) in Chapter III.
Temperature (K) Ls (nm) D (cm2/s) τs (ps)
10.8 121.67 0.93 158.76
49.9 151.45 1.13 202.78
101.0 209.27 1.75 250.42
153.52 237.12 2.48 226.98
201.9 381.09 3.18 456.03
251.5 410.9 3.92 430.71
300.8 386.24 4.60 324.31
327.9 434.81 4.96 381.41
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Figure 88: The value of α(T) extracted from 3T non-local spin-valve measurements
from C.H. Li et al. [128].
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4.5 Gallium Arsenide
Due to the lack of bulk inversion symmetry, the dominant spin-orbit interaction in
GaAs is the Desselhaus spin-orbit interaction. Due to the presence of Dresselhaus
spin-orbit coupling (DSOC), there exists an intrinsic momentum-dependent magnetic
field, Bi(k) in the crystal around which the electron spins undergo precession with
a Larmor frequency, Ω(k) = e/mBi(k). The momentum-dependent precession of
electrons in conjunction with momentum relaxation (characteristic time τp) leads to
spin dephasing. There are two limiting cases of spin dephasing due to DSOC: (a)
|Ω|τp << 1 ("strong-scattering limit") and (b) |Ω|τp >> 1 ("weak-scattering limit").
The strong-scattering limit is also identified as the "motional-narrowing regime" of
the D’yakonov-Perel’ spin-relaxation mechanism. For the motional-narrowing regime
DyP mechanism, the spin-relaxation time is inversely proportional to the momentum-
relaxation time. In 1988, Pikus and coworkers [172] obtained the spin-relaxation rate












In the above equation, α = 2γD
￿
m3cEg, where mc is the effective mass of conduc-
tion electrons, Eg is the band gap of GaAs, γD is the Dresselhaus spin splitting and is
found to be (2.19-2.39)×102 eV/nm [165], [247]. This gives α between 0.063 and 0.07;
α specifies the strength of the spin-orbit coupling. γ3 depends on the dominant scat-
tering mechanism; γ3 ≈ 6 for ionized-impurity scattering; γ3 ≈ 1 for acoustic-phonon
scattering; γ3 ≈ 41/6 for polar optical phonon. Ek is the energy of the electron,
and τp is the momentum-relaxation time of electrons. Strictly speaking, other spin-
relaxation mechanims such as the EY mechanism or hyperfine interaction also exist
in GaAs. However, around room temperature, it is indeed the DyP mechanism that
is dominant [205].
For a degenerate electron gas, Ek in Eq. (142) is replaced with Fermi energy, Ef.
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where the index i denotes the ith scattering mechanism, < τp >=< τpEk > / < Ek >
is the thermally-averaged momentum-relaxation time of the non-degenerate electron















where νi is the power law of the momentum-relaxation time on energy (τip ∼ Eν
i
k ).
For ionized impurities, Q ≈ 1.5; for piezoelectric or optical phonons, Q ≈ 0.8; for
acoustic-phonons, Q ≈ 2.7. The Sotoodeh mobility model for GaAs is used to extract
the momentum-relaxation time as a function of doping and temperature. The spin-
relaxation time in bulk GaAs as obtained using the Sotoodeh mobility model is plotted
in Figure 89 as a function of doping concentration at 300K. Also shown on this plot are
the experimental data points from Bungay & coworkers [27] and Kimel & coworkers
[111]. The experimental data points fit very well on the analytical curve for spin-
relaxation time obtained using the Sotoodeh model in conjunction with the DyP
theory for GaAs. An average value of Q = 3 is used for the simulation in Figure 89.
A distinguishing feature of the DyP spin-relaxation mechanism is that the spin-
relaxation length is independent of the momentum-relaxation time. Hence, for a
degenerate electron gas in GaAs, the spin-relaxation length is both independent of
temperature and doping. In the case of a non-degenerate electron gas, the spin-
relaxation length rolls of as T−1 with temperature. Hence, the spin-relaxation length







where L0 is the spin-relaxation length in bulk GaAs at room temperature, and it is
independent of doping.
155




















Kimel et al, 2001
Kimel et al, 2001
Bungay et al, 97
Figure 89: Spin relaxation time versus doping concentration in bulk GaAs at 300K.
Experimental data points from Bungay & coworkers [27] and Kimel & coworkers [111]
are also shown. The value of Qα2 is taken to be 0.012.
The spin-relaxation length is plotted as a function of T in Figure 90 for a doping
concentration of 1016 cm−3. The inset plot in Figure 90 shows that for non-degenerate
doping levels in GaAs, the spin-relaxation length is independent of the doping con-
centration, and L0 is approximately equal to 0.5 µm.
In the case of p-tye bulk GaAs, an additional spin-relaxation mechanism called the
Bir-Aronov-Piks (BAP) must also be considered, especially at doping densities greater
than 1018 cm−3 at 300K. According to the BAP mechanism, electron spin flip can
occur due to the electron-hole scattering via exchange and annihilation interactions.
However, in this research only n-type doping concentration is considered.
4.6 GaAs Quantum Wells
There is very little evidence that in GaAs quantum wells (QWs), mechanisms other
than D’yakonov-Perel’ might be relevant for spin relaxation. Both Dresselhaus bulk
inversion asymmetry (BIA) and Bychkov-Rashba structural inversion asymmetry
(SIA) must be accounted for to properly understand spin relaxation in QWs. Both
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Figure 90: The temperature dependence of spin-relaxation length in bulk GaAs for
non-degenerate doping levels. The inset plot shows the spin-relaxation length versus
doping concentration in bulk GaAs at 300K.
BIA and SIA lead to spin splitting of the conduction band linear in k, where k is the
momentum vector.
The net spin-relaxation rate in GaAs quantum wells depends on the orientation
of the quantum well. In addition, the spin-relaxation time also exhibits anisotropy.
That is, the spin-relaxation rates parallel and perpendicular to the QW planes are
different. Also, both BIA and SIA lead to different results for spin dephasing parallel
and perpendicular to the QW planes. According to the Dresselhaus BIA, the spin-
dephasing times for different crystal orientations of the QWs are listed in Table 254.











where W is the confining dimension of the quantum well, and mc is the effective mass
of the confined electrons.
4
Check reference [61] for a complete description of the spin decoherence in QWs.
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Table 25: Spin-relaxation time in GaAs QWs for various crystallographic orientations
of the quantum well. Only the SOC due to bulk-inversion asymmetry is considered.
Crystal Orientation Spin dephasing
[001] 1/τs,|| = 1/2τs,⊥ = 1/τ0s
[111] 1/τs,|| = 1/2τs,⊥ = 4/3τ0s
[110] 1/τs,|| = 1/4τ0s, 1/τs,⊥ = 0

















where αBR is a parameter depending on the spin-orbit coupling and the asymmetry
of the confining potential arising from the growth process of the heterostructure. αBR
can be tuned electrostatically, and this feature of αBR is used for the conceptual idea
of the Datta-Das spin FET. The interference of both BIA and SIA terms must be
accounted for to evaluate the spin dephasing anisotropies in the quantum well. For a










where Q depends on the dominant scattering mechanism in the quantum well. In
1996, Tackeuchi & coworkers [220] showed from their experiments that the relationship
between τs and E1e at room temperature for GaAs quantum wells is given as τs ∝
E−2.21e . This is in good agreement with the DyP spin-relaxation mechanism for GaAs
quantum wells as shown in Eq. (149) for the case when τp is independent of the
well width. In 1999, Terauchi & coworkers [222] showed from their experiments that
for their sample, τs ∝ µ−1, where µ is the measured hall mobility. This relationship
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also confirms the presence of the DyP spin-relaxation mechanism in GaAs quantum
wells. One of the most exhaustive experimental studies on the spin relaxation in GaAs
QWs was conducted by Malinowski & coworkers in 2000 [137]. They showed that for
bulk GaAs and for QWs with E1e < kBT (wide quantum wells at high temperature)
τs ∝ T3τp. However, for QWs with E1e > kBT (narrow wells at low temperature),
τs ∝ τpTE21e. At high temperatures with dominant electron-phonon scatterings, τp
for QWs and bulk GaAs is the same. Hence, for T > 160K, τs(QW)/τs(BULK) ∼ T2.
In general, τs ∼ W4/(Tτp(W,T). Hence, for the case when τp is independent
of the well width, then τs varies as W4, and τs also exhibits a linear increase with
temperature. In Figure 91, the spin-relaxation time versus interconnect width is
shown. The values of Qα2 chosen to match the theoretical models with experimental
results lie between 3×10−4 to 9×10−4. The product Qα2 determines the strength of
the spin-orbit coupling leading to spin relaxation in the system. This value could be
different for quantum wells and bulk materials [247].
The temperature-dependence of the experimentally-measured spin-relaxation time
obtained for a 7.5 nm wide GaAs quantum well by Ohno & coworkers [166] is shown
in Figure 92. Also shown in this figure is the spin-relaxation time obtained from
our numerical simulations. There is a good match between the experimental and
theoretical values of τs for the parameters selected in the simulation.
Using the numerical model of the spin-relaxation in GaAs QWs, the spin-relaxation
length as a function of temperature is shown in Figure 93. The spin-relaxation length
increases quadratically from 0.25 µm to 2.25 µm as the well width increases from
5 nm to 15 nm. It can be seen from the inset plot that the spin-relaxation length
is nearly independent of temperature and is approximately 0.57 for all temperatures
between 200K to 400K - a characteristic of the DyP mechanism.
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Figure 91: Spin-relaxation time in GaAs QWs versus the well width at 300K. Ex-
perimental data from Malinowski & coworkers [137], Terauchi & coworkers [222],
Tackesuchi & coworkers [220], and Ohno & coworkers [166] are also shown. The sim-
ulation parameters chosen to provide best fit with experimental data points are given
in the figure.
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Figure 92: Spin-relaxation time versus the lattice temperature for a 7.5 nm wide
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Figure 93: The spin-relaxation length in GaAs QW versus well width at 300K. The
inset plot shows the temperature dependence of the spin-relaxation length in a 7.5
nm wide GaAs QW.
4.7 Conclusions
It is important that the information encoded in the electron spin variable be pre-
served over long distances. Otherwise, the rapid decay of the spin population in the
interconnect will quickly restrict the signal span within the spin domain and will ne-
cessitate signal conversion into electrical domain or insertion of spin repeaters. In this
chapter, physical models of spin-relaxation length of electrons in various materials in
the presence of size effects are developed.
It is shown that in the case of metals and centrosymmetric semiconductor like Si,
the dominant spin-relaxation mechanism is the Elliott-Yafet mechanism. According to
this mechanism, the spin-relaxation time is directly proportional to the momentum-
relaxation time. Since grain-boundary and sidewall scatterings tend to reduce the
momentum-relaxation time, the spin-relaxation time is also adversely affected. In the
case of metals, the spin-orbit coupling due to both defects and phonons are considered.
To extract the values of spin-orbit couplings, experimental data on the spin-relaxation
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length in metals at low and high temperatures are used. While the coupling at low
temperatures is solely due to defects, the coupling at room temperature is primarily
due to phonons. The best-case spin-relaxation length in Cu is 0.5 µm and that in Al
is 0.62 µm at room temperature. It is found that for a 7.5 nm wide interconnect, the
room temperature spin-relaxation length in Cu is 116 nm and that in Al is 165 nm,
if the grain-boundary reflectivity is 0.2 and the sidewall specularity is zero.
The nature of spin relaxation in graphene changes from Elliott-Yafet to D’yakonov-
Perel’ type depending on the carrier concentration. For bulk graphene, the maximum
achievable spin-relaxation length is ≈ 20 µm and occurs for carrier concentrations in
excess of 1012 cm−2. In the case of GNRs, the spin relaxation length for W >10 nm
is ≈ 17 µm for a curvature-induced spin-orbit coupling of 17 µeV. This value is little
sensitive to the electron mean free path as the dominating spin-relaxation mechanism
is the D’yakonov-Perel’ one. There is a slight degradation in the spin-relaxation
length with the interconnect widths in GNRs narrower than 5 nm.
In the case of the silicon, it is found that the spin-relaxation due to phonon-
mediated SOC scales as T−3, where T is the lattice temperature. The impurity-
mediated SOC also leads to an Elliott-Yafet type of spin relaxation in Si. The room-
temperature spin-relaxation length in Si for a doping level of 1018 cm−3 is found to be
1.4 µm. It is also discussed that the spin relaxation in silicon measured from non-local
spin-valve techniques is more active due to the presence of contact contamination in
the silicon channel.
Spin relaxation in both bulk and quantum wells of GaAs is governed by the DyP
mechanism at high temperatures. The spin-relaxation length is, therefore, indepen-
dent of the momentum-relaxation time in GaAs. It is found that for non-degenerately
doped bulk GaAs, the spin-relaxation length at room temperature is 0.5 µm, and it
scales as T−1 with temperature. In the case of GaAS QW, the room-temperature
value of spin-relaxation length is found to depend on the electron concentration in
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the well and the impurity concentration. At low background doping levels and low
electron concentration (∼ 1011 cm−2), it is found that the R.T. spin-relaxation length
is ≈ 0.57 µm; it is also shown that the spin-relaxation length is nearly independent
of temperature.
The key findings of this chapter are summarized in Table 26, which lists the values
of the spin-relaxation time and the spin-relaxation length in various materials studied
in this research. Graphene offers the best-case spin-relaxation length at 300K, while
copper has the shortest spin-relaxation length amongst all the materials studied.
Table 26: Spin-relaxation time and spin-relaxation length at 300K in various mate-
rials. The interconnect width is 7.5 nm unless otherwise mentioned. For graphene,
the effective SOC is approximated by the ripple-induced SOC of 17 µeV. Nd is the
n-type doping concentration in the semiconductor, Ns is the electron concentration in
the quantum well, and NIMP is the background doping concentration in the quantum
well.
Material τs (ps) Ls (µm)
Copper (R = 0.145, p = 0) 2.59 0.07
Aluminum (R = 0.5, p = 0) 4.52 0.1
Graphene nanoribbons (Ef = 0.2 eV, PGNR = 0.2) 2.28×104 17
Silicon (Nd = 1018 cm−3) 1660 1.4
GaAs (bulk) (Nd = 1017 cm−3) 17.6 0.47
GaAs (QW) (Ns =1011 cm−2, NIMP = 1014 cm−3) 33 0.57
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CHAPTER V
SPIN INJECTION AND TRANSPORT IN ALL-SPIN
LOGIC
Logic devices based on electron-spin state variable fall broadly into two categories
of devices [161] - (i) devices in which the input and the output are in electrical do-
main while the processing within the device uses the electron spin as an auxiliary
to the electron charge and (ii) devices in which the input and the output are also
in the spin domain [161]. Examples of the devices that fall into the former cate-
gory include the spin-FET [212], the magnetic-tunnel-junction (MTJ) logic [249], the
all-spin-logic (ASL) device [14], and the Datta-Das spin modulator [42]. The de-
vices that belong to the latter category include the spin wave bus (SWB) devices
[109], magnetic-domain-wall majority gates [2], and the magnetic cellular automata
(MQCA) [89]. However, the latter category of devices require an Amperian magnetic
field to communicate information. Scaling down the footprints of these devices is chal-
lenging because the requirement on critical magnetic field for computation increases
with scaling [7]. However, in the case of an ASL device, the requirement on critical
electric current to switch the magnetization of nanomagnetic devices reduces with
technology scaling. Hence, the switching of nanomagnets with pure spin currents is
quite amenable to dimensional scaling.
In this chapter, the ASL device is used as the prototype of a switching element in
the spin domain. The following analyses are conducted in this chapter for the ASL
device. First, the standard model of spin injection as developed by Valet and Fert
and also outlined in [253] is applied to the lateral non-local spin-valve geometry of
the ASL device to obtain the steady-state profile of spin currents in the ASL device.
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Second, the impact of (i) material properties of the channel, (ii) the interconnect
length between the transmitter and the receiver nanomagnets, and (iii) the size effects
is investigated on the efficiency of spin injection and transport in the ASL device. The
chapter is concluded by summarizing the important findings.
5.1 Spin injection and transport efficiency
A lateral non-local spin valve is shown in Figure 14 of Chapter II. This structure
forms the heart of the ASL device proposed by Datta & coworkers [14]. Another
variant of the ASL device is shown in Figure 94, where the second contact in the
transmitter is placed at the bottom of the interconnect so that the electrical-current
path can be completely separated from the spin-current path. In the ASL device, a
non-equilibrium population of electron spins (also called "spin accumulation") can be
created in the non-magnetic interconnect by making an electric current flow in the










Figure 94: An ASL device, where CIT and C2T form the transmitter electrodes and
C3R is the receiver electrode. C1T and C3R are magnetic, while C2T is non-magnetic.
In the case of a ferromagnet, there is a difference in the density of states of majority
and minority electron spins at the Fermi level (see Figure 95). This difference in the
density of states transcends to a difference in the relaxation time, mean free path,
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Figure 95: The left figure shows that the density of states at the Fermi level is equal
for both spin-up and spin-down carriers for a non-magnet. The right figure shows
that the density of states for the up-spin and down-spin carriers is different at the
Fermi level for a ferromagnet.
The electrical current, j, and the spin current, js, in any material are given by the
following coupled equations:
j = j↑ + j↓ = σ∇µ+ σs∇µs, (150a)
js = j↑ − j↓ = σs∇µ+ σ∇µs, (150b)
where σ = σ↑ + σ↓ is the net electrical conductivity of the system, σs = σ↑ − σ↓
is the spin conductivity of the system, ∇µ = 1/2∇ (µ↑ + µ↓) is the gradient in the
quasi-chemical potential, and ∇µs = 1/2∇ (µ↑ − µ↓) is the gradient in the spin quasi-
chemical potential. In the case of a ferromagnet, a non-equilibrium spin gradient
creates a charge current, while an applied bias can create a spin current. In normal
non-magnetic conductors, due to the absence of σs, only an applied bias is insufficient
to create a spin-polarized current. However, if ∇µs is created in the non-magnetic
material by interfacing it with a ferromagnetic material and applying a bias to the
structure, a spin-polarized current can be made to flow through the non-magnetic
material. The spin-polarized current through a material can also be expressed as










In a degenerate conductor, the spin quasi-chemical potential, µs, follows a diffusion















where N↑(D↑) and N↓(D↓) are the density of states (diffusivity) corresponding to
up-spin and down-spin carriers, respectively.
Clearly, the fundamental issues applicable to an ASL device are identifiable from
its representation in Figure 94. These issues are: (i) efficient injection of electron
spins into the device, (ii) low-loss transport of electron spins between the devices,
and (iii) efficient detection of spins at the receiver. These fundamental issues of the
ASL device can be quantified through a figure of merit called the spin injection &
transport efficiency (SITE). The SITE in the ASL device gives the amount of the spin
current per unit input electrical current reaching the receiver at x = L, where L is the
interconnect length. In this sense, SITE incorporates the losses encountered in spin
signal (i) upon injection from the ferromagnet into the interconnect captured through
"spin-injection efficiency (SIE)" parameter, and (ii) in transportation through the
interconnect, which is captured through the parameter "transport efficiency (TE)".
Mathematically,
SITE = SIE× TE. (156)
Once the fundamental issues in implementing ASL are overcome, circuit- and architecture-
level issues will need to be addressed. These issues are related to achieving a high
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performance while maintaining a low power consumption for the spin logic and will
be discussed in Chapter VI.
To evaluate SITE in the ASL device, the spin quasi-chemical potential equation
(Eq. (153)) is solved in each region of the structure and appropriate boundary con-
ditions are applied. In the presence of a tunnel barrier at the interface between the
ferromagnetic electrodes and the interconnect, there is a discontinuity in the spin
quasi-chemical potential, which is captured through the conductance of the inter-
face and its spin selectivity. The polarization js/j of the current flowing through the











where PΣ is the conductance polarization of the interface (also called the spin selectiv-
ity), ∆µs,int is the discontinuity in the spin quasi-chemical potential at the interface,
and Σ ￿int is given as




The interface resistance for various combinations of magnetic/non-magnetic layers
has been computed using first-principles model calculations [210], [193]. The calcula-
tion of the interface resistance takes into account the disorder, surface roughness, and
different scattering mechanisms [253]. However, in the following analysis, we consider
that an additional oxide barrier with a high spin selectivity such as MgO or Al2O3
has been introduced between the ferromagnet and the interconnect1. The electrical
resistance area product (ERAP) and the spin selectivity of the tunnel barrier are
parametrized.
1
It must be noted that in the ASL proposal by Datta et al., there are no tunnel barriers for
metallic channels. However, in our implementation we retain tunnel barriers because unlike devices,
interconnects will typically be longer than the spin-relaxation length causing a rapid degradation in
SITE with an interconnect length for an ASL device without tunnel barriers.
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The mathematical formalism to evaluate the SITE in the ASL device is described
below.
5.1.1 Mathematical formalism
The cross-sectional view of the ASL device with the direction of flow of electron spins
is depicted in Figure 96.
Figure 96: The cross-sectional view of the ASL device. The arrows in the interconnect
show the flow of electron spins.
Even though the problem of evaluating the efficiency of spin injection and trans-
port in the ASL device is a two-dimensional problem, the problem can be decoupled
into two one-dimensional problems. If it is assumed that the contact dimensions and
the thickness of the non-magnetic region are much smaller than the spin-diffusion
length of electrons in the non-magnetic region, then the spin diffusion in the non-
magnetic conductor can be considered as one dimensional.
Using Eqs. (151) and (153), the spin quasi-chemical potential and the spin current
in the various regions of the ASL device are given below.



















Non-magnet 0 ≤ z ≤ tINT
µSN(z) = be












tINT /LSN2 + d2e
−tINT /LSN2 − betINT /LSN − ce−tINT /LSN
￿
. (162)













Non-magnetic interconnect 0 ≤ x ≤ L
µSN(x) = fe





















The spin current at each interface is balanced, and the spin accumulation at the
boundary of the system (defined by ferromagnets) is assumed to be zero. These
conditions are mathematically given as the set of following ten equations.
a1e
−tC1/LSF + a2e
tC1/LSF = 0. (166a)
d1e
(tINT+tC2)/LSN2 + d2e
−(tINT )+tC2/LSN2 = 0. (166b)
b+ c = f+ g. (166c)
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feL/LSN + ge−L/LSN = 0. (166d)
h1e
tC3/LSF + h2e




(a1 − a2) = PΣ1j+ 4
Σ1↑Σ1↓
Σ1



















tINT /LSN2 + d2e


























(h1 − h2) . (166j)
The first five equations in the above set of equations correspond to balancing spin
quasi-chemical potential at the interfaces, while the last five equations correspond to
balancing spin currents at the interfaces2. From the above formalism, the various
















The SITE of an ASL device depends upon two factors: relative spin resistance-area
products (SRAPs)3 of the injecting ferromagnet, the tunnel barrier, and the inter-
connect and (ii) the length of the interconnect relative to the spin-relaxation length.
As the resistivity of the interconnect material increases or its length increases relative
to the spin-relaxation length, the SITE of the ASL device degrades. In the next two
subsections, the impact of the interface resistance and the interconnect length on the
various efficiencies for the ASL device is analyzed.
2
The spin current balance equations will need to be modified if the cross-sectional dimensions for
the spin current flow in the z- and the x-directions are different.
3
SRAP is defined as the product of the resistivity and the spin-relaxation length in the case of
a non-magnetic conductor. For ferromagnets, SRAP is equal to the ratio of the product (ρ × LSF)
and (1-P2σ).
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5.1.2 Impact of interface resistance on spin injection and transport
In Figure 97, SIE and TE are both plotted as a function of the interface ERAP
for various values of the conductivity polarization of the injecting ferromagnet. The
interconnect length has been fixed to 1 µm. It is also assumed that the cross-sectional
areas of various elements in the ASL geometry can be factored out. As seen from this
figure, an increase in ERAP and/or Pσ(FM) improves SIE. However, TE is insensitive
to the interface properties and depends only on the interconnect length. Further, SIE
saturates to the conductivity polarization of the injecting ferromagnet when ERAP
of the interface is sufficiently high such that the interface acts like a tunnel barrier.
















SIE  Solid lines
TE  Dashed lines P (FM) = ! 0.75
P (FM) = ! 0.5
P (FM) = ! 0.25
Figure 97: Spin injection efficiency versus electrical resistance area product (ERAP)
of the interface between the ferromagnet and the interconnect. The horizontal dashed
line is the transport efficiency which is independent of the interface properties and
depends only on the interconnect length. Material parameter values are: ρ(FM) =
7.8×10−9 Ω.m, ρ(NM) = 2×10−8 Ω.m, tINT = 15 nm, tC1 = tC2 = tC3 = 10 nm, LSF
= 10 nm, LSN = LSN2 = 0.5 µm.
In Figure 98, the SITE of the ASL device as a function of the ERAP of the interface
is shown. The nature of SITE versus ERAP of the interface is the same as that of
SIE versus the interface ERAP. This is because SITE is given as the product of SIE
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and TE, and it is only SIE that depends on the interface characteristics, while TE is
independent of the interface characteristics. Hence, SITE improves as the ERAP of
the interface increases. For an interconnect length L << LSN, the transport efficiency
will tend toward unity; therefore, SITE will saturate to the conductivity polarization
of the injecting ferromagnet, PσC1. It can also be seen from this figure that the value of
SITE increases with an increase in the conductivity polarization of the ferromagnet.

































P (FM) = " 0.75
P (FM) = " 0.5
P (FM) = " 0.25
Figure 98: Spin injection and transport efficiency versus the electrical resistance-
area-product of the tunnel barrier.
For a half-metal ferromagnet in which Pσ → 1, the SITE of the ASL would also
tend to unity without the need of a large interface resistance. Half metals are mag-
netically oriented compounds for which the electrons of one spin orientation have
metal-like energy bands, whereas electrons of the opposite spin encounter an energy
gap about the Fermi energy. Since half metals, by definition, have electrons of only
one spin state present at the Fermi energy, they are potential candidates for use as
high efficiency spin injectors. Examples include half metallic oxides such as CrO2,
Fe3O4, Heusler alloys, and double pervoskites. For typical elemental ferromagnets
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such as Fe, Co and Ni, the spin-conductivity polarization is 40%, 34%, and 23% re-
spectively [52]. In contrast to the half metals, elemental ferromagnets order well above
room temperature, and their properties from a physics and materials point-of-view
are well understood.
5.1.3 Impact of interconnect length on spin injection and transport effi-
ciency
In Figure 99, the efficiencies of spin injection and spin transport for the ASL circuit
are plotted as a function of the interconnect length. While the value of SIE is in-
dependent of the interconnect length, the value of TE degrades exponentially with
interconnect length. However, an improvement in the spin-relaxation length, LSN, in
the interconnect material can significantly improve the value of SITE.










SIE  solid line
TE  dashed lines LSN = 5 !m
(FM) = 7.8 n .m
(NM) = 2 ! .cm
LSF = 10 nm
tINT = 15 nm
tc1 = 10 nm
ERAP (int) = 10 12 .m2
LSN = 0.5 !m
Figure 99: Efficiencies of spin injection (SIE) and transport (TE) versus interconnect
length for an ASL device. Material parameter values used in the simulation are given
in the figure.
Using the results of SIE and TE, the SITE of the ASL device is shown in Figure 100
as a function of the interconnect length. The SITE degrades rapidly with an increase
in the interconnect length. As seen from this figure, the value of SITE drops from by
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three orders of magnitude as the interconnect length increases from 1 µm to 10 µm for
LSN = 0.5 µm. A degradation in SITE either due to conductivity mismatch or long
length of the interconnect could lead to an incorrect signal detection at the receiver
electrode, particularly if the receiver is less sensitive. This fundamental limitation of
an ASL circuit can be addressed by (i) increasing the input electrical current in the
transmitter at the cost of Joule heating, (ii) reducing the nanomagnet size to improve
its sensitivity at the cost of its reduced thermal stability, (iii) inserting spin repeaters
along the interconnect to compensate for signal losses at the cost of circuit area, and
(iv) designing smart spin architectures that favor short-distance communication.
























ERAP (interface) = 10 12 .m2
(FM) = 7.8n .m
(NM) = 2! .cm
LSF = 20nm
thickness (contact) = 10nm
thickness (interconnect) = 15nm
LSN = 5 !m
LSN = 0.5 !m
Figure 100: SITE versus interconnect length. The material and design parameters
used for the simulation are given in the figure.
In the next sections, the impact of using different interconnect materials and
dimensional scaling only on the SITE of the ASL device is quantified, because SITE
captures the net signal losses within the ASL device. The impact of varying the
cross-sectional area in the 2D geometry of the ASL device has been incorporated
in the simulation framework. Unless otherwise specified, the ferromagnet injectors
and detectors and the tunnel barriers have a cross-sectional dimension of 130 nm2,
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considering them to be an elliptical body with major- and minor-axis dimensions of
16.5 nm and 10 nm, respectively. The aspect ratio in case of metallic (Cu & Al) and
semiconducting (Si & GaAs) interconnects is taken to be two. For single-layer GNR
interconnects, the thickness is taken to be 0.35 nm.
5.2 Interconnects for Spin Logic
The SITE of an ASL device with various interconnect materials is evaluated. While
metallic interconnects have a lower electrical resistivity that reduces the problem of
"conductivity mismatch" in spin circuits, their spin-relaxation length can be shorter
than few 100’s of nm that can limit the maximum obtainable SITE for a given inter-
connect length. Graphene nanoribbons have a long spin-relaxation length; however,
the presence of quantum resistance even for ultra short interconnects could limit the
SITE of the ASL device with GNR interconnects. Addition of multiple layers within
the GNR stack may help to improve SITE only when the layers are coupled to each
other. In the case of only a weak coupling between the parallel layers, the best-case
SITE obtained in an ML-GNR stack will be limited. The electrical and spintronic
properties of semiconducting interconnects can be tuned through the doping con-
centration. However, their resistivity is still much higher than that of ferromagnets
necessitating the insertion of highly resistive spin-selective oxide barriers in the ASL
device to be able to achieve an appreciable SITE.
5.2.1 Metallic interconnect in the all-spin logic
Metals like Cu and Al may serve as the non-magnetic interconnect to carry spin cur-
rents in the ASL device to establish communication between ferromagnetic drivers
and receivers. Due to dimensional scaling and size effects, the spin-relaxation length
in metals is adversely affected as discussed in Chapter IV. The limited spin-relaxation
lengths in metals can easily put an upper bound on the spacing between the trans-
mitter and the receiver for a given threshold spin current of the receiver ferromagnet.
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Figure 101 shows the SITE of the ASL device with metallic interconnects versus the
interconnect width. In the absence of any size effects, the SITE is independent of
the interconnect width. For Al interconnects in the ASL, the best-case SITE is 0.18,
while for Cu interconnects, the best-case SITE is 0.13 for a 1 µm long interconnect.
At the same interconnect length, the SITE of the ASL with Cu interconnects drops
to 1.52×10−4 (point "a" in Figure 101) and that in Al drops to 2×10−3 (point "b"
in Figure 101) for a 7.5 nm wide interconnect having a grain-boundary reflectivity,
R = 0.2, and a sidewall specularity, p = 0. Such low values of SITE result from a
degradation in the spin-relaxation length of metallic conductors in the presence of
size effects at narrow dimensions.





























R=0.2, p=0 L = 1!m
ERAP (interface) = 10 12 .m2
Across (contact) = 130 nm
2
P  = " 0.5
Copper  Dashed lines
Aluminum  Solid lines
Figure 101: Spin injection and transport efficiency in an ASL circuit versus the
interconnect width. The aspect ratio of the interconnect is assumed to be two. The
material properties of the ferromagnet are the same as provided in Figure 99. Points
"a" and "b" show the value of SITE at 7.5 nm width.
The impact of grain-boundary reflectivity and sidewall specularity on the SITE
of an ASL device with a 7.5 nm wide metallic interconnect is shown in Figure 102.
For a change in R from 0.1 to 0.5, the SITE degrades by four orders of magnitude
for L = 1 µm and p = 0. The SITE of an ASL device with metallic interconnects
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decreases with a decrease in the sidewall specularity. The presence of size effects can
vastly degrade the amount of spin current available at the receiver terminal in the
ASL circuit.






























ERAP (interface) = 10 12 .m2
p = 0  Solid lines
p = 0.2  Dashed lines
Figure 102: The impact of size effect parameters on the SITE of an ASL device with
metallic interconnects. The interconnect width and length are 7.5 nm and 1 µm,
respectively.
5.2.2 Graphene nanoribbons in the all-spin logic
In the case of graphene nanoribbons, the tunnel barriers are fabricated on the top
of the graphene sheet. To evaluate SITE in spin valves with graphene nanoribbon







where h/4e2 is identified as one-half of the quantum resistance (= Rq/2), Nch is the
number of conduction channels, and T is the transmission probability of electrons
from the contact into the graphene channel. If the interface between the magnetic
contact and the graphene channel does not introduce any mixing of electron spins,
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where T↑ and T↓ are the transmission coefficients for up-spin and down-spin carriers,
respectively. These transmission coefficients are related to the net transmission coef-
ficient, T , for electrons, and the spin polarization, PΣ, of the transmission coefficient.
That is,








For highly-resistive tunnel barriers that are employed at the transmitter side to over-
come the conductivity mismatch, the net transmission coefficient, TTX is generally very
low. However, the receiver side does not have any tunnel barriers, which makes the
receiver-side transmission coefficient TRX > TTX. In this analysis, TRX is selected to be
0.5, unless otherwise stated. The spin polarization of the transmission coefficient, PΣ,
is optimistically selected to be ±0.5 for simulations. Only one of the contacts in the
transmitter side is assumed to be ferromagnetic in nature, while the other contact is
a normal metal. Further, the polarity of the receiver magnetization is assumed to be
opposite to that of the transmitter electrode.
In Figure 103, the spin injection and transport efficiency in the ASL circuit with
GNR interconnects is plotted as a function of the GNR width. Some very important
conclusions can be drawn from the simulation results of Figure 103. SITE degrades
rapidly with an increase in interconnect length, an increase in the edge-scattering
coefficient, and a decrease in the interconnect width particularly for non-zero PGNR.
SITE degrades by a factor of 5× as the interconnect length increases from 1 µm to
10 µm for an edge-scattering coefficient of zero for wider ribbons. For PGNR = 0.2,
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the SITE degrades rapidly as the interconnect width decreases. For example, at an
interconnect length of 1 µm, SITE degrades from 0.2 to 0.1 as the interconnect width
scales from 20 nm to 5 nm.







L = 10 !m
PGNR = 0  Dashed 
PGNR = 0.2  Solid
Ef = 0.2 eV
sub = 100 nm
TTx = 0.1
TRx = 0.5
Figure 103: Spin injection and transport efficiency versus interconnect width in GNR.
The substrate-limited MFP is taken to be 100 nm, which is a characteristic value for
SiO2 substrates. Here L is the interconnect length.
With ML-GNR, the SITE would increase with an increase in the number of layers
only when the c-axis resistivity is comparable to that of HOPG as shown in Figure
104. With ρm = 100ρm(HOPG), the value of SITE saturates to 0.175 and addition
of more layers does not help to improve SITE. This scenario is changed when ρm
= ρm(HOPG) when the value of SITE increases from 0.13 to 0.28 as the number of
layers increases from unity to 10 for a 7.5 nm wide GNR with PGNR = 0.2 and Ef =
0.2 eV.
As mentioned in Chapter IV, the spin-relaxation length in wide graphene flakes
is found to lie between (1-2) µm in most experiments. Hence, it is important to
know the impact of spin-relaxation length on SITE. In Figure 105, the SITE of the
ASL circuit is plotted as a function of Ls varying from 100 nm to 10 µm for a 7.5
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nm wide GNR with an edge roughness of 20% and Ef = 0.2 eV. It can be seen from
the figure that the when L/LSN >> 1, the SITE degrades rapidly with a reduction in
LSN. Such a degradation in SITE requires an enormous increase in the input electrical
current at the transmitter to overcome the losses in the spin current encountered in
the interconnect. This would translate to a rapid increase in the energy dissipation
of the spin interconnect. Further, SITE increases with a decrease in the net trans-
mission coefficient of the transmitter. This is because a low value of TTX improves the
spin filtering at the interface by minimizing the conductivity mismatch between the
ferromagnet and the interconnect. This difference in SITE for different TTX is more
apparent when the losses in the interconnect are reduced. That is, when L/LSN < 1,
then the improvement in SITE with a lower TTX is more evident.











m =10 m (HOPG)
m = m (HOPG)
W = 7.5 nm
L = 1 !m
PGNR = 0.2
Ef = 0.2 eV
TTx = 0.1
TRx = 0.5
P  = " 0.5
Figure 104: Spin injection and transport efficiency versus the number of layers in
ML-GNR for a 1 µm long and 7.5 nm wide interconnect.
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TE L = 1 !m L = 5 !m
W = 7.5 nm
PGNR = 0.2
Ef = 0.2 eV
TRX = 0.5
TTX = 0.1  Solid lines
TTX = 0.01  Dashed lines
Figure 105: Spin injection and transport efficiency versus spin-relaxation length in a
7.5 nm wide GNR.
5.2.3 Semiconducting interconnects in the all-spin logic
The SITE of the ASL device with semiconducting interconnects can be changed by
changing the doping concentration. This is because both the semiconductor resistiv-
ity and its spin-relaxation length are a function of the doping concentration. In the
case of silicon, as the doping increases, the spin-relaxation length and the resistivity
reduce. This lowers the SRAP of silicon, which can help to improve the SITE. How-
ever, a reduction in the spin-relaxation length also increases the signal loss within
the interconnect. Hence, an optimal doping concentration can be determined that
maximizes the SITE of the ASL device with a silicon interconnect. In Figure 106,
the SITE of the ASL device with Si interconnect is shown as a function of doping
concentration for various lengths of the interconnect. The ERAP of the interface is
assumed to be 10−9 Ω.m2. For this simulation, low-bias, flat-band condition is as-
sumed in the semiconductor. It can be seen from Figure 106 that there is an optimal
doping concentration for which the SITE of the ASL device with silicon-based chan-
nel/interconnect is maximized. The optimal doping concentration that maximizes
182
SITE is a function of the interconnect length. This is because the interconnect length
relative to the spin-relaxation length determines the exponential signal degradation
within the interconnect. The best-case SITE of the ASL device for a 1 µm long Si
interconnect is approximately 0.3 at a doping concentration of 3×1018 cm−3. This
value of SITE is 3× better than the best-case SITE obtained in the case of metallic
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Figure 106: Spin injection and transport efficiency versus doping concentration in an
ASL device with a silicon interconnect. Various interconnect lengths are considered.
Figure 107 shows the SITE of an ASL device with GaAs interconnects versus
the doping in the interconnect. In the case of bulk GaAs, the spin-relaxation length
becomes independent of the doping concentration and saturates to a value of 0.5 µm
at R.T. As the doping concentration increases, the SRAP of the GaAs interconnect
reduces due to a reduction in the material resistivity and this reduces the conductivity
mismatch between the interconnect and the injecting ferromagnet. Hence, the SITE
of the ASL device with GaAs interconnects continually improves with an increase in
doping concentration for all interconnect lengths. At an interconnect length of 1 µm
and a doping concentration of 1018 cm−3, it is found that the SITE of the ASL device
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with GaAs interconnect is 0.18 at R.T. This value of SITE is lower than that with a
1 µm long Si interconnect at the same doping level and lattice temperature.












Across = 130 nm
2
ERAP (interface) = 10 9 .m2
Figure 107: Spin injection and transport efficiency versus doping concentration in
ASL device with a GaAs interconnect. Various interconnect lengths are considered.
The SITE of the ASL device with a narrow GaAs interconnect in the presence of
quantum confinement effects is shown in Figure 108 for two values of the interconnect
length. At an interconnect length of 1 µm and width of 7.5 nm, SITE is 0.09 (denoted
by point "a" in Figure 108). If the interconnect is 2 µm long and 7.5 nm wide, the
SITE degrades to 0.014 (denoted by point "b" in Figure 108). The SITE for a fixed
interconnect length improves with an increase in the interconnect width and saturates
to a value of 0.125 for W > 10 nm for L = 1 µm. An increase in interconnect length
severely degrades SITE particularly for very narrow interconnect widths (< 5 nm).
5.3 Conclusions
For an ASL device, a figure of merit called the spin injection and transport efficiency
(SITE) is identified. The SITE captures the losses in the spin signal due to two
factors: (i) imperfect injection from the ferromagnet into the interconnect and (ii)
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Figure 108: Spin injection and transport efficiency of the ASL versus the interconnect
width for a GaAs QW interconnect. Interconnect lengths of 1 µm and 2 µm are
considered.
exponential degradation within the interconnect due to spontaneous spin flipping
processes. In this chapter, the mathematical formalism to compute SITE in the
non-local geometry of the ALS device is presented. The SITE is then evaluated for
various interconnect materials in the presence of size effects. It is shown that scaling
the cross-sectional dimensions of the ASL device in the presence of size effects leads to
a significant degradation in the SITE. A reduction in SITE would lead to an increase
in the energy dissipation of the circuit. For an ASL device with a silicon interconnect,
there exists an optimal doping concentration that maximizes SITE for given design
parameters. However, for an ASL device with a GaAs interconnect, the SITE always
increases with an increase in doping concentration. The SITE of an ASL device with
GaAs interconnects in the presence of quantum well effects is also evaluated. It is
shown that SITE with narrow GaAs interconnects does not show any dependence on
interconnect width when the width is greater than 15 nm.
Finally, the findings of this chapter are summarized in Table 27 that shows the
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value of SITE of the ASL device with various interconnect materials at an inter-
connect length of 1 µm and a width of 7.5 nm. The value of the interface ERAP
chosen for metallic interconnects is 10−12 Ω.m2 and that for GNR interconnects is
8.45×10−12 Ω.m2 per conduction channel, while for semiconducting interconnects a
larger value of 10−9 Ω.m2 is selected to overcome the conductivity mismatch between
the semiconductor and the injecting nanomagnet. It can be seen from this table that
silicon interconnects have the best-case SITE, while Cu interconnects have the lowest
value of SITE. The value of SITE for Cu is very low mainly because of the very short
spin-relaxation length in Cu in the presence of size effects.
Table 27: The value of spin injection and transport efficiency in an ASL device with
various interconnect materials. The interconnect length is chosen to be 1 µm, and
the interconnect width is 7.5 nm.
Material SITE
Copper (R = 0.145, p = 0) 3.06×10−4
Aluminum (R = 0.01, p = 0) 8.9×10−3
GNR (TTX=0.1, TRX=0.5, Ef = 0.2 eV, PGNR = 0.2) 0.125
ML-GNR (N=4, TTX=0.1, TRX=0.5, Ef = 0.2 eV,
PGNR = 0.2, ρm = 0.3 Ω.m)
0.25
Silicon (ND = 1018 cm−3) 0.286
Gallium Arsenide (ND = 1017 cm−3) 0.1





CIRCUIT- AND SYSTEM-LEVEL ANALYSES OF
ALL-SPIN LOGIC
In this chapter, the circuit- and system-level issues pertaining to the spin logic with
the all-spin logic (ASL) switching element will be identified. First the nanomagnet
switching characteristics with two flavors of switching are analyzed. Flavor 1 corre-
sponds to a full spin-torque assisted flipping of the receiver nanomagnet. Flavor 2 is
a mixed-mode switching of the nanomagnet utilizing Bennett clocking to align the
receiver along its hard axis (HA), while utilizing spin currents to only tip the nano-
magnet around the HA towards one of its stable states. Second, the repeater-insertion
requirements for overcoming signal losses in the interconnect and for maximizing the
performance of the spin circuit are quantified. The input electrical current that mini-
mizes the energy dissipation of a delay-optimized, repeater-inserted spin interconnect
is quantified for both full spin-torque and mixed-mode switching schemes of the nano-
magnet. Third, the energy-delay product of spin and CMOS circuits are compared.
Major differences in the energy-delay tradeoff of the two logic technologies are iden-
tified. Fifth, the stochastic wire length distribution models for random logic are used
to obtain the average performance and the average energy dissipation of the ASL
system, which are then compared against those of its CMOS counterparts. The im-
pact of system size and complexity on the average system performance metrics is
also evaluated. Spin repeaters are ubiquitous in spin logic. However, only a certain
fraction of the total number of gates in a logic block can be dedicated as repeaters.
An upper bound on the circuit size of the ASL system is also obtained as a function
of material and design parameters. Finally, the chapter is concluded.
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6.1 The spin-torque effect and the nanomagnet dynamics
Spin torque refers to the phenomenon in which a pure spin current can rotate the
magnetization of a nanomagnet. The component of the spin angular momentum
transverse to the nanomagnet’s moment is absorbed by the nanomagnet. If the nano-
magnet responds as a single domain, the magnetic moment of the nanomagnet may
begin to rotate. To understand the dynamics of the nanomagnet, the effect of various
torques acting on the nanomagnet must be considered. The various torques include
the torques due to an applied magnetic field, magnetic anisotropies, and the intrinsic
damping in the nanomagnet.
In this study, the nanomagnet is assumed to be an elliptical body shown in Figure
109. The magnetization is assumed to lie in the y-z plane. The shape anisotropy





where µ0 is the free-space permeability, Ms is the saturation magnetization of the
nanomagnet, Ω is the volume of the nanomagnet, and Nd is the demagnetization




where Nd,zz and Nd,yy are the demagnetization coefficients along the z- and y-axes,
respectively. The demagnetization coefficients are a function of the nanomagnet di-
mensions. If the thickness, l, of the nanomagnet is much smaller than both the
major-axis dimension, a, and the minor-axis dimension, b, the demagnetization co-














































It can be seen from the above set of equations that the nanomagnet magnetization will
prefer to be oriented along the easy axis because it minimizes the shape anisotropy
energy of the nanomagnet. Hence, θ = 0 and θ = π points on the energy landscape
















Figure 109: The top figure shows the elliptical nanomagnet with the coordinate
axes. The major-axis dimension of the nanomagnet is denoted as a, the minor-axis
dimension is denoted as b, while the thickness of the nanomagnet is denoted as l.
The bottom figure is the shape anisotropy energy landscape of the nanomagnet.
In the spherical coordinates, the torque acting on the nanomagnet within a unit
volume due to the shape anisotropy is given as
τSHA(t) = −￿nm(t)×∇ESHA(θ(t)), (175)
where ￿nm(t) = ￿M(t)/| ￿M(t)| is the instantaneous unit vector along the direction of
magnetization of the nanomagnet. Using ESHA(t) from Eq. (171), the torque due to
shape anisotropy can be expressed as
τSHA(t) = −2B0sin(θ(t))cos(θ(t))￿eφ, (176)
where B0 = µ02 M
2
sΩ (Nd,zz −Nd,yy), and ￿eφ is the unit vector along the φ direction.
It can be seen from Eq. (176) that the torque due to shape anisotropy vanishes when
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θ(t) = 0 or θ(t) = π/2. Hence, θ = 0 and θ = π/2 are referred to as the "stagnation
points". Typically, the nanomagnet magnetization will never be exactly along the
easy axis due to thermal noise. Hence, θ = 0 and θ = π/2 points in the nanomagnet
dynamics are avoided.
The torque on the nanomagnet due to the spin transfer torque is given as
τSTT(t) = −s￿nm(t)× (a ￿￿nm(t) + b ￿￿ns(t) + c ￿(￿nm(t)× ￿ns(t))) , (177)
where s = (h̄/2e)ηIelec is the spin angular momentum deposition per unit time, and
η is the spin injection and transport efficiency, b ￿ and c ￿ are dimensionless voltage-
dependent parameters, while a ￿ is irrelevant in this context as the spin-torque term
containing a ￿ vanishes. Assuming that the spin polarization subtends an angle ζ with
the positive z-axis, the spin-transfer torque in spherical coordinates may be given as
τSTT(t) = s (−b
￿(V)sin(ζ− θ(t))￿eφ + c ￿(V)sin(ζ− θ(t)) ￿eθ) . (178)
The dynamics of the nanomagnet under various torques can be modeled using the












(τSHA(t) + τSTT(t)) , (179)
where α is the dimensionless phenomenological Gilbert damping constant, γ is the gy-
romagnetic ratio for electrons, and MV = µ0MsΩ. There are two flavors of nanomag-
net switching that we consider in this analysis: (i) full spin-torque-assisted switching
(STS) and (ii) mixed-mode switching (MMS).
6.1.1 Full spin-torque assisted switching (STS)
In the STS mode of nanomagnet switching, it is assumed that the nanomagnet is
initially oriented oriented along its easy axis (i.e. θ → π). The spin polarization is
assumed to be oriented along the z-axis, i.e., ζ = 0. The time taken by the incoming
spin current to rotate the nanomagnet from θ ≈ π to θ ≈ 0 is obtained by solving
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the LLG equation (Eq. (179)). The compact expression of the nanomagnet delay as



















where m = 2αB0/s. The above equation is valid for m ≤ 1, which means that
there is a lower bound on the electrical current in the transmitter for which a spin-
torque-assisted flipping of the nanomagnet would take place. The minimum required







where η is the spin injection and transport efficiency (SITE) of the ASL circuit (see
Chapter V). There is an optimum size of the receiver nanomagnet to minimize its
switching time. The impact of the nanomagnet volume is tied to both its switching
time and its thermal stability. Keeping the thermal stability of the nanomagnet
fixed, the optimum dimensions of the nanomagnet to minimize its switching time are





The switching time versus the minor axis dimension is plotted in Figure 110. The inset
plot of Figure 110 shows the switching delay versus the ratio, a/b, of the major-axis
to minor-axis dimension. Clearly there is an optimum value of a/b that minimizes
the switching delay of the nanomagnet. The ratio of the major and the minor axis
dimension that minimizes the delay is a/b = 1.65. This result is independent of
the barrier height, the nanomagnet thickness, and the value of m. The material and
design properties of the nanomagnet used for future simulations are provided in Table
28.
Choosing the material and design parameters to yield a 3kBT thermal stability of
the nanomagnet, the delay associated with STS mode is shown in Figure 111. The STS
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mode delay is large for a small value of ν; this means that it is difficult for a pure spin
current to induce a torque on the nanomagnet if the nanomagnet is aligned close to the
EA. However, as the nanomagnet magnetization moves closer to the HA, it becomes
easier for the spin current to rotate the nanomagnet magnetization. The inset plot of
Figure 111 shows the impact of increasing the input spin current, Ispin,inp, to induce
spin-torque-assisted switching of the nanomagnet. As the input current increases, the
over-drive of spin current available at the nanomagnet increases making it easier for
the spin current to switch the nanomagnet magnetization. However, the improvement
in the nanomagnet delay saturates with increasing Ispin,inp.



























Figure 110: Switching time of the nanomagnet versus the dimension of its minor axis.
The inset shows that there is a minimum in the switching time of the nanomagnet
versus the ratio of the major and the minor axis (ratio = a/b).
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Figure 111: The STS delay of the nanomagnet versus the angle between the nano-
magnet magnetization and the EA. The inset plot shows the STS mode delay of the
nanomagnet versus the input spin current.
Table 28: Material and design parameters of the nanomagnet (nickel).
Parameter Value
Major-axis of the elliptical nanomagnet, a 16.5 nm
Minor-axis of the elliptical nanomagnet, b 10 nm
Thickness of the nanomagnet, l 5 nm
Saturation magnetization Ms 3.93× 105 A/m
Damping coefficient, α 0.01
Uniaxial shape anisotropy, Euni 3kBT
Threshold current of the receiver nanomagnet, Ispin,thres 0.75µA
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6.1.2 Mixed-mode switching (MMS)
In the MMS mode, an external clock signal is used to align the nanomagnet along its
HA, which is only a marginally stable state of the nanomagnet. This supports the
Bennett clocking scheme for the nanomagnet-based logic. There are a few innovative
ways to rotate the magnet from its EA to the HA and provide a metastable quiescent
point. These possible schemes are:
1. use of voltage-generated stress (VGS) in a multiferroic magnet consisting of a
magnetostrictive layer (Nickel) and a piezoelectric layer to rotate the nanomag-
net from (π− ν) to (π− φ), where φ < π/2.
2. applying a voltage to a fixed magnetic layer in contact with the output layer
through a spacer region; the spacer region accumulates spins in the direction of
the fixed layer and helps to exert spin torque on the output nanomagnet.
In the MMS mode, the switching is accomplished in three distinct phases. In
Phase 1, the nanomagnet is aligned along its HA using Bennett clocking. In Phase
2, the spin current through the nanomagnet is switched on and the nanomagnet
magnetization rotates from (180−ν)◦ to ν◦, where ν◦ is slightly smaller than 90◦. In
the last phase, the spin torque current is switched off and the intrinsic damping of the
nanomagnet brings the magnetization to its stable orientation. The delay associated
with switching the nanomagnet using the MMS mode is shown in Figure 112 as a
function of the ratio of the threshold current of the nanomagnet and the input spin
current. The switching delay of the nanomagnet using MMS mode is much lower
than that using STS mode. Further, the delay of the MMS mode also saturates
with an increase in the overdrive of the nanomagnet, i.e., an increase in the ratio
Ispin,thres/Ispin,inp.
While the STS flavor of nanomagnet switching has a simpler clocking scheme,
the MMS flavor of the nanomagnet switching may be more energy efficient as it can
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significantly reduce the time duration for which the electrical current needs to be
switched on. The process of aligning the nanomagnet along its HA may be done in
parallel with other computations in the system. For instance, the receiver nanomagnet
may already be aligned along the HA at the time the spin current reaches it. This
can help to mask the delay of rotating the nanomagnet from the EA to the HA. Once
the magnetization of the nanomagnet tips towards its stable axis, the spin current is
switched off. At this point, either the intrinsic damping in the nanomagnet may help
to rotate the magnetization all the way to the stable state or it may be assisted by
stress in the case of VGS switching scheme.










Ispin,thres = 0.75 !A
 = 1" from HA
Figure 112: Switching delay of the nanomagnet using the MMS mode. The nano-
magnet magnetization is initially aligned at an angle of 1◦ from the HA.
6.2 Repeater-insertion requirements
In the ASL device, only a certain fraction of the input electrical current reaches
the receiver. That is to say, the SITE in the circuit is less than the conductivity
polarization of the injecting ferromagnet. Further, the SITE degrades with an increase
in the interconnect length as discussed in Chapter V. A reduction in the value of SITE
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means that there is a degradation in the overdrive at the receiver nanomagnet. This
can severely degrade the switching of the nanomagnet, particularly in the case of full
spin-torque-assisted switching. The impact of the interconnect length on increasing
the switching time of the nanomagnet is shown in Figure 113.
















Figure 113: Switching delay of the nanomagnet versus the interconnect length. The
simulation parameters are the same as shown in Figure 100. The electrical resistance
area product (ERAP) of the transmitting interface in the ASL device is taken to be
10−12 Ω.m2, and the spin-relaxation length is taken to be 0.5 µm.
It can be seen from Figure 113 that as the interconnect length increases, the
response of the nanomagnet for both STS and MMS modes of switching becomes
sluggish. However, the impact of the interconnect length on the switching of the
MMS mode is less drastic than that in the case of STS mode. For an increase in the
interconnect length from 0.1 µm to 2.25 µm, the delay of the STS mode increases
from 0.73 ns to 57 ns; this corresponds to an 80× increase in the delay. For the same
simulation parameters, the delay of the MMS mode increases from 3.16 ps to 145 ps;
this corresponds to 45× increase in the delay.
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6.2.1 Critical interconnect length
A critical interconnect length, Lcrit, is defined such that for for an interconnect length
L > Lcrit, the spin signal at the receiver end does not reach the receiver threshold
(Ispin,thres). The critical interconnect length is a function of the receiver sensitivity
given by the ratio Ielec/Ispin,thres, the material parameters of the interconnect and the
interface characteristics. Figures 114 - 117 show the critical interconnect length as a
function of the inverse of receiver sensitivity, which is denoted as "r" in the figures. As
r increases or the receiver sensitivity drops, the critical interconnect length degrades
significantly for all interconnect materials. The presence of size effects also degrades
the critical interconnect length drastically for metallic interconnects. Further, the
critical interconnect length for Al is slightly better than that in the case of Cu. This
is because of a superior spin-relaxation length in Al than in Cu.
For GaAs interconnects, an increase in the doping concentration improves the
critical interconnect length at all values of the doping concentration. This is because
an increase in doping concentration improves conductivity of GaAs without degrading
its spin-relaxation length. Hence, an increase in doping improves the spin-injection
efficiency into the interconnect, which further improves the critical interconnect length
in the case of GaAs. In the case of Si interconnects, an increase in doping may
not necessarily improve the critical interconnect length for all values of the receiver
sensitivity. While the conductivity of Si improves with doping, the spin-relaxation
length is adversely affected. Hence, the critical interconnect length may increase or
decrease with the doping density for a given value of the receiver sensitivity. For
GaAs QWs, an increase in Ns improves Lcrit. However, this may only be true so long
as the increase in Ns does not lead to band to band scatterings.
In the case of GNR interconnects, an increase in the transmission coefficient, TTX,
at the transmitter terminal severely limits the critical interconnect length. This re-
sults from the fact that an increase in TTX reduces the spin filtering of electrons through
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the interface between the interconnect and the ferromagnet. In addition, amongst all
the interconnects explored here, GNRs offer the longest critical interconnect length
at all values of r for TTX = 0.1.













R = 0.2, p=0
No size effects
Width = 7.5 nm
Aluminum  Solid lines
Copper  Dashed lines
Figure 114: Critical interconnect length for metallic interconnects as a function
of inverse of receiver sensitivity.


















Figure 115: Critical interconnect length for semiconducting interconnects as a
function of inverse of receiver sensitivity.
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Figure 116: Critical interconnect length for GaAs quantum well interconnects
as a function of inverse of receiver sensitivity.



















Figure 117: Critical interconnect length for graphene nanoribbon interconnects
as a function of inverse of receiver sensitivity.
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6.2.2 Optimal repeater-insertion frequency
For an interconnect length longer than the critical interconnect length, spin repeaters
are required to be inserted along the interconnect. However, since the delay of the
spin interconnect is a quadratic function of the interconnect length, spin repeaters
may also be inserted to minimize the delay of the interconnect. The delay of a












where mseg is the number of segments along the interconnect. If repeaters are inserted








The optimal number of segments that minimize the interconnect delay can be found







In Figure 118, we show the delay versus the ratio of the segment length and the
critical length for a Cu interconnect. It can be clearly seen from this figure that
the delay of the interconnect is minimized at a segment length that is smaller than
the critical interconnect length. Hence the optimal number of segments along the
interconnect to minimize the interconnect delay will be greater than or equal to the
critical number of segments along the interconnect length. Further, the delay of the
interconnect around the optimal point does not change very drastically. That is to
say, in this example for Lseg/Lcrit between 0.4 and 0.6, the delay does not change very
drastically for the STS mode of the nanomagnet dynamics. For the MMS mode as
shown in the inset plot of Figure 118, the optimal number of segments that minimize
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the delay will be very close to the critical number of segments. This is because in the
MMS mode of nanomagnet switching, the time constant of the nanomagnet depends
weakly upon the overdrive available at the nanomagnet. Even in the MMS mode, the
delay landscape around the optimal point is relatively flat.

































Figure 118: A representative plot showing that the optimal number of segments to
minimize the delay of the spin interconnect will generally be slightly more than the
critical number of segments.
In Figures 119-122, the ratio of optimal number of segments and the critical num-
ber of segments along metallic interconnects as a function of the ratio r is plotted.
The interconnect width is taken to be 7.5 nm. Various interconnect lengths are con-
sidered. Both MMS and STS modes for the nanomagnet dynamics are considered. It
can be seen from these figures that the interconnect length does not significantly in-
fluence the ratio moptseg/mcritseg . Further, for MMS mode, the ratio moptseg/mcritseg saturates
to ≈ 1.1 for r > 0.2. Likewise for STS mode, the ratio moptseg/mcritseg saturates to ≈
1.6 for r > 0.2. The fact that interconnect length does not drastically influence the
optimal number of segments would help us to choose a constant repeater-insertion
frequency for the design when the input electrical current Ielec is less than 5× the
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spin threshold current, Ispin,thres, such that r > 0.2.































ERAP (int.) = 10 12 .m2
Figure 119: Ratio of optimal number of segments and critical number of segments
along Cu interconnect. Mixed-mode switching of the nanomagnet is considered.

































ERAP (int.) = 10 12 .m2
Figure 120: Ratio of optimal number of segments and critical number of segments
along Cu interconnect. Full spin-torque switching of the nanomagnet is considered.
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ERAP(int.) = 10 12 .m2
Figure 121: Ratio of optimal number of segments and critical number of segments
along Al interconnect. Mixed-mode switching of the nanomagnet is considered.




































ERAP (int.) = 10 12 .m2
Figure 122: Ratio of optimal number of segments and critical number of segments
along Al interconnect. Full spin-torque switching of the nanomagnet is considered.
For semiconducting interconnects, the ratio moptseg/mcritseg is plotted in Figures 123-
126 as a function of the inverse of receiver sensitivity. Various interconnect lengths
are considered. Both MMS and STS modes of nanomagnet dynamics have been
considered. Similar to the case of metallic interconnects, the interconnect length does
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not change the optimal repeater insertion frequency relative to the critical repeater
insertion frequency significantly. This is true particularly when r > 0.2.
































ERAP (int.) = 10 9 .m2
Figure 123: Ratio of optimal number of segments and critical number of segments
along Si interconnect. Mixed-mode switching of the nanomagnet is considered.






























ERAP (int.) = 10 9 .m2
Figure 124: Ratio of optimal number of segments and critical number of segments
along Si interconnect. Full spin-torque switching of the nanomagnet is considered.
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ERAP (int.) = 10 9 .m2
Figure 125: Ratio of optimal number of segments and critical number of segments
along GaAs interconnect. Mixed-mode switching of the nanomagnet is considered.





























ERAP (int.) = 10 9 .m2
Figure 126: Ratio of optimal number of segments and critical number of segments
along GaAs interconnect. Full spin-torque switching of the nanomagnet is considered.
The impact of doping concentration on the optimal repeater-insertion frequency
along silicon interconnects is shown in Figure 127. For the STS mode, the ratio
moptseg/m
crit
seg is nearly independent of the doping concentration for the values of r
considered in the analysis. In this case, moptseg/mcritseg is ≈ 1.5-2 for all values of Nd.
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However, for the MMS mode, the ratio moptseg/mcritseg slightly increases with Nd, when
Nd > 1017 cm−3 particularly when r = 0.2.






















r = 0.2  Circles
r = 0.4  Squares
MMS
STS
Figure 127: The impact of doping concentration on the optimal number of segments
relative to the critical number of segments for a silicon interconnect. Here, r is the
inverse of the receiver sensitivity.
The ratio moptseg/mcritseg versus the inverse of receiver sensitivity for GaAs quantum
well interconnects is shown in Figures 128 and 129. For MMS switching, the optimal
number of repeaters is the same as the critical number of repeaters for r > 0.2. For
STS switching, the optimal repeater frequency is 1.5× the critical number of segments
for r > 0.2 for all interconnect lengths considered in the analysis.
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 = 0.2 nm
 = 3.3 nm
Figure 128: Ratio of optimal number of segments and critical number of segments
along GaAs QW interconnect. Mixed-mode switching of the nanomagnet is consid-
ered.





























 = 0.2 nm
 = 3.3 nm
Figure 129: Ratio of optimal number of segments and critical number of segments
along GaAs QW interconnect. Full spin-torque switching of the nanomagnet is con-
sidered.
The ratio moptseg/mcritseg versus the inverse of receiver sensitivity for graphene nanorib-
bons is shown in Figures 130 and 131. As in the case of other interconnects, the
ratio moptseg/mcritseg for GNR interconnects is only weakly dependent on the interconnect
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length, and it is close to unity for MMS mode. In the case of STS mode, the ratio is
close to 1.5.






























Figure 130: Ratio of optimal number of segments and critical number of segments
along a GNR interconnect. Mixed-mode switching of the nanomagnet is considered.
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Figure 131: Ratio of optimal number of segments and critical number of segments
along a GNR interconnect. Full spin-torque switching of the nanomagnet is consid-
ered.
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6.3 Energy versus delay
The energy-delay landscape in a CMOS system is shown in Figure 132. The simulation
was performed using PETE, an online simulator from NANOHUB1. The channel
length of the MOS device is taken to be 32 nm. As the supply voltage is scaled
down, the energy dissipation of the system reduces quadratically, while the delay of
the system increases. However, once the supply voltage becomes much closer to the
threshold voltage of the device, the delay increases substantially without an equivalent
reduction in the energy dissipation.












Figure 132: Energy versus delay landscape of the CMOS system. Simulation con-
ducted for a MOSFET with 32 nm channel length.
To obtain the delay versus energy landscape of the ASL circuit, the input electrical
current is changed relative to the spin threshold current of the receiver nanomagnet.
In Figure 133, the energy dissipation of the ASL circuit with metallic interconnects is
plotted as a function of the ratio of the spin threshold current and the electrical current




minimized for r ≈ 0.25 for the STS mode, irrespective of the interconnect length
and the size-effect parameters. For the MMS mode, the energy dissipation becomes
relatively flat with r for r ≥ 0.25. However, a minimum energy point is found to exist
for r ≈ (0.3-0.4) in the MMS mode. The optimal point for the MMS mode is also
found to be independent of the interconnect length and size-effect parameters.




























Figure 133: Energy dissipation of the ASL circuit with metallic interconnects as a
function of r for the STS mode. The inset plot shows the energy dissipation for the
MMS mode.
The energy dissipation of the ASL circuit with semiconducting interconnects is
shown in Figure 134 as a function of the ratio r for both STS and MMS modes. The
doping concentration selected for the simulation is also shown in the figure. The
value of r that minimizes the energy dissipation is plotted in Figure 135 as a function
of doping concentration for silicon. For STS mode, the optimal value of r ≈ 0.2 for
doping concentrations in the vicinity of 1018 cm−3. For MMS mode, the optimal value
of r is ≈ (0.3-0.4) for Nd in the vicinity of 1018 cm−3. This optimal value of r in the
case of semiconducting interconnects with Nd ≈ 1018 cm−3 is the same as that for
metallic interconnects in the both STS and MMS modes.
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Figure 134: Energy dissipation of the ASL circuit with semiconducting interconnects
versus the ratio r for STS mode. The inset plot shows the energy dissipation for the
MMS mode.






















Figure 135: The optimal value of r to minimize the energy dissipation versus the
doping concentration for silicon interconnects.
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The energy dissipation of the ASL circuit with GNR interconnects is shown as a
function of r in Figure 136. The energy versus r landscape is relatively flat for STS
mode if r < 0.2. The optimal value of r that minimizes the energy dissipation is equal
to 0.15 for STS mode and is ≈ 0.2 for the MMS mode. The interconnect length does
not change the optimal point.
















L=1!m  Dashed line
L=4!m  Solid line
Figure 136: Energy dissipation of the ASL circuit with GNR interconnects.
There exists a minima in the energy-delay landscape of the ASL circuit. This can
be explained by using the results shown in Figures 133-136. As the electrical current
is scaled down, there is a reduction in the Joule heating in the transmitter but the
delay of the ASL circuit increases due to a reduction in the overdrive of the receiver
nanomagnet. As the energy dissipation of the ASL circuit is given by the product
of the Joule heating and the delay of the circuit, the energy versus delay landscape
of the ASL circuit exhibits a minimum (see Figure 137). The minimum point in
the energy-delay landscape will depend upon the dynamics, material, and size of the
nanomagnet, the interconnect material and the design of the ASL circuit.
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Figure 137: An illustration of the energy-delay landscape of the ASL circuit. There
exists a minima in this landscape.
6.3.1 Performance and energy factors of ASL circuit
The performance and the energy factors of the ASL circuit with various interconnects
are tabulated in Tables 29 and 30, respectively. The electric current for the STS
mode is taken to be 5× the spin-threshold current because the energy dissipation
of a repeater-inserted spin interconnect is minimized around r = 0.2. For the MMS
mode, the electrical current is taken to be 3.3× the spin-threshold current for all
interconnects except GNRs. For GNRs, the value of r for MMS mode is selected to
be the same as that for the STS mode. The values are quoted for an interconnect
length of 10 gate pitches at the 7.5 nm technology node. Both PF and EF for ASL
circuit are much less than unity in the STS mode. The MMS mode improves PF and
EF significantly for all spin interconnects. However, both EF and PF are still less
than unity for all interconnects. Amongst the various materials studied for potential
application as interconnects for the ASL circuit, it is GNRs that offers the best EF
and PF in both STS and MMS modes of switching. Semiconducting interconnects
have the highest energy dissipation owing to the requirement of a highly-resistive
tunnel barrier at the interface, which increase the joule heating of the ASL circuit.
213
Table 29: Performance factor of ASL circuit with various interconnects. The inter-
connect length is selected to be 10 gate pitches at the 7.5 nm technology node. The
CMOS diver size is taken to be W/L = 1. Ielec = 5Ispin,thres for the STS mode. Ielec
= 3.3Ispin,thres for the MMS mode for all interconnects except GNRs. For GNRs, Ielec
= 5Ispin,thres in the MMS mode.
Material PF (STS) PF (MMS)
Copper (R = 0.2, p = 0) 8.11×10−6 1.7×10−3
Aluminum (R = 0.2, p = 0) 1.21×10−5 2.6×10−3
Silicon (Nd = 1018 cm−3) 6.18×10−5 5.2×10−3
GaAs (Nd = 1017 cm−3) 3.32×10−5 6.7×10−3
GaAs QW (NIMP = 1014 cm−3, Ns = 1010 cm−2) 2.13×10−5 4.9×10−3
GNR (TTX = 0.1, Ef = 0.2 eV, PGNR = 0.2) 1.11×10−5 6.5×10−3
Table 30: Energy factor of ASL circuit with various interconnects. The interconnect
length is selected to be 10 gate pitches at the 7.5 nm technology node. The CMOS
diver size is taken to be W/L = 1. Ielec = 5Ispin,thres for the STS mode. Ielec =
3.3Ispin,thres for the MMS mode.
Material EF (STS) EF (MMS)
Copper (R = 0.2, p = 0) 3.91×10−4 0.1896
Aluminum (R = 0.2, p = 0) 5.82×10−4 0.2807
Silicon (Nd = 1018 cm−3) 2.98×10−6 5.65×10−4
GaAs (Nd = 1017 cm−3) 1.60×10−6 7.32×10−4
GaAs QW (NIMP = 1014 cm−3, Ns = 1010 cm−2) 1.02×10−6 5.29×10−4
GNR (TTX = 0.1, Ef = 0.2 eV, PGNR = 0.2) 1.22×10−4 0.071
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6.4 System-Level Analysis of All-Spin Logic
In the preceding sections, it is shown that both the performance and the energy dis-
sipation of spin and CMOS systems are highly dependent on the interconnect length.
Any logic circuit has interconnects with drastically different interconnect lengths,
where wire-length distribution is a function of the circuit architecture and complexity.
To compare the system-level performance and energy dissipation of spin and CMOS
systems, it is imperative that the stochastic models of wire-length distribution of
random logic be taken into account. The stochastic wire-length distribution models
were rigorously obtained by Davis et al. [43], [44]. The interconnect density function
(IDF) is derived from the Rent’s rule, which relates the number of input/output pins,
T , to the number of gates, N, in a logic block, and it is mathematically given as
T = kNpR , (186)
where k is the Rent’s coefficient, and pR is the Rent’s exponent. The Rent’s exponent
captures the complexity of the circuit in that a less complex circuit has a lower value of
pR. The stochastic wire-length distribution model gives the number of interconnects
of a given length in the logic block. The closed-form expression for the complete
stochastic signal wiring distribution i(l) is given as




























N is the number of gates in the random logic, Γ is a constant and is given in Eq.
(188), pR is the Rent’s exponent, and i(l) is the number of interconnects of length l
per gate pitch. These expressions reveal the dependence of interconnect density on
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Figure 138 shows the IDF versus the interconnect length normalized to the gate
pitch for two values of Rent’s exponent. A lower value of Rent’s exponent implies
a less complex circuit and, therefore, has fewer interconnects of long length. Hence,
the average interconnect length is smaller for a logic block with a lower value of the
Rent’s exponent.
Figure 138: The interconnect density function for two values of Rent’s exponent, pR.
The average value of a quantity f(l) that depends on the interconnect length in







The average performance of CMOS system as a function of the logic block is plotted
in Figure 139 for various values of Rent’s exponent. The average delay of the CMOS
system increases with an increase in the circuit size and the circuit complexity. The
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rate of increase in the average delay of the CMOS system with circuit size is greater
for a circuit with a higher value of the Rent’s exponent. For a circuit size of 10,000
gates with pR = 0.55, the average delay of the CMOS system with W/L=1 is 2.41 ps,
while it is 0.93 ps for a 5× driver.



















MFS = 7.5 nm
W/L = 1
Figure 139: Average delay of CMOS system versus the circuit size for various values
of Rent’s exponent. The technology node is 7.5 nm.
The average energy dissipation of CMOS system versus the circuit size is shown in
Figure 140 for various values of Rent’s exponent, pR. The average energy dissipation
of the CMOS system increases gradually with an increase in circuit size for small
values of pR. However, the rate of increase in the average energy dissipation of the
CMOS system with circuit size increases for higher values of Rent’s exponent. For
a circuit size of 10,000 gates with pR = 0.55, the average energy dissipation of the
CMOS system with W/L=1 is 5.92×103kBT , while it is 9.35×103 kBT for a 5× driver.
The average performance and the average energy factors of the ASL system with
various interconnects are tabulated in Tables 31 and 32, respectively. The circuit
size is assumed to be composed of 1000 gates and the Rent’s exponent is pR = 0.55.
The input electrical current for the STS mode is taken to be 5× the spin-threshold
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MFS = 7.5 nm
W/L = 1
Figure 140: Average energy dissipation of CMOS system versus the circuit size for
various values of Rent’s exponent. The technology node is 7.5 nm.
current, while for the MMS mode the input electrical current is taken to be 3.3× the
spin-threshold current for all interconnects except for GNRs. In the case of GNRs,
the input electrical current for the MMS mode is taken to be the same as that in
the STS mode. That is, Ielec = 5×Ispin,thres. For the CMOS circuit, the driver size is
taken to be W/L = 1. The interconnect technology node is 7.5 nm.
In the next sub-section, the upper bound on the circuit size for an ASL system with
GNR interconnects is quantified. The impact of circuit complexity and the material
parameters of the interconnect on the maximum circuit size are also quantified.
6.4.1 Upper bound on circuit size of the ASL logic with GNR intercon-
nects
As explained earlier in the chapter, repeaters are ubiquitous in spin logic. However,
insertion of repeaters can limit the maximum circuit size of the ASL logic because
only a certain fraction of the total number of gates in a circuit can be dedicated
as repeaters, while most of the gates need to be utilized for implementing useful
functionality.
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Table 31: Average performance factor of the ASL system with various interconnects
for both STS and MMS modes. N = 1000 gates and the Rent’s exponent is pR =
0.55.
Material Average PF (STS) Average PF (MMS)
Copper (R = 0.2, p = 0) 2.254×10−6 2×10−3
Aluminum (R = 0.2, p = 0) 4.783×10−6 2.9×10−3
Silicon (Nd = 1018 cm−3) 4.247×10−5 5.2×10−3
Gallium Arsenide (Nd = 1017 cm−3) 2.036×10−5 7×10−3
Gallium Arsenide QW 1.381×10−5 5.4×10−3
(NIMP = 1014 cm−3, Ns = 1010 cm−2)
Graphene Nanoribbons 1.742×10−5 1.06×10−2
(TTX = 0.1, Ef = 0.2 eV, PGNR = 0.2)
Table 32: Average energy factor of the ASL system with various interconnects for
both STS and MMS modes. N = 1000 gates and the Rent’s exponent is pR = 0.55.
Material Average EF (STS) Average EF (MMS)
Copper (R = 0.2, p = 0) 1.106×10−4 0.223
Aluminum (R = 0.2, p = 0) 2.35×10−4 0.319
Silicon (Nd = 1018 cm−3) 2.08×10−6 5.79×10−4
Gallium Arsenide 10−6 7.688×10−4
Gallium Arsenide QW 6.78×10−4 6.019×10−4
(NIMP = 1014 cm−3, Ns = 1010 cm−2)
Graphene Nanoribbons 1.92×10−4 0.12
(TTX = 0.1, Ef = 0.2 eV, PGNR = 0.2)
The upper bound on the circuit size of the ASL circuit with GNR interconnects is
shown in Figure 141 as a function of the Rent’s exponent for various values of the spin-
relaxation length in GNR assuming 10% of the gates are used as repeaters. It is found
that for a given circuit complexity (i.e. fixed Rent’s exponent), the maximum circuit
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size is reduced for a lower spin-relaxation length. Increase in circuit complexity also
lowers the upper bound on the circuit size. As the value of Rent’s exponent increases
from 0.2 to 0.8, Nmax reduces from 75 gates to 45 gates for LSN = 18 µm for the
parameters selected for this simulation. For the same change in pR, Nmax reduces
from 70 gates to 40 gates for LSN = 5 µm.





















Figure 141: Maximum circuit size versus Rent’s exponent for an ASL circuit with
GNR interconnects. Various spin-relaxation lengths in the interconnect are consid-
ered. 10% of the total gates are considered to be dedicated as repeaters.
The impact of receiver sensitivity on the upper bound of circuit size is shown in
Figure 142. It is assumed that only 10% of the total number of gates are dedicated
as repeaters. A decrease in the receiver sensitivity or an increase in the ratio r
= Ispin,thres/Ielec drastically lowers the maximum circuit size. However, the upper
bound on circuit size improves when the transmission coefficient is lowered at the
transmitter. This is because a lower TTX improves spin filtering of electrons, which
helps to improve the critical interconnect length and reduce the number of repeaters
that need to be inserted along the interconnect. For TTX = 0.01, the upper bound
on circuit size reduces from 105 gates to 2500 gates as r increases from 0.1 to 0.3.
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However, for TTX = 0.1, the upper bound on circuit size is below 100 gates even for a
low value of r = 0.1.














Ef = 0.2 eV
PGNR = 0
pR = 0.55
Figure 142: Upper bound on the circuit size of the ASL system with GNR intercon-
nects as a function of the inverse of the receiver sensitivity for various values of LSN.
10% of the total gates are considered to be dedicated as repeaters.
The impact of dimensional scaling on the upper bound of circuit size of the ASL
circuit with GNR interconnects is shown in Figure 143 for various values of PGNR
and TTX. It is assumed that only 10% of the total gates are dedicated as repeaters.
In the absence of any edge scatterings (PGNR = 0), the upper bound on circuit size
is independent of the interconnect width. However, for a non-zero value of PGNR,
the upper bound on circuit sizes reduces as the interconnect width scales down. For
example, Nmax reduces from 7000 gates to 800 gates as the width scales from 25 nm
to 5 nm for TTX = 0.01. A lower value of Nmax means that the spin signal needs to
be frequently converted into an electrical signal. However, frequent signal conversion
also entails energy dissipation and circuit-area overhead.
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PGNR = 0  Solid lines
PGNR = 0.2  Dashed lines
pR = 0.55
r = 0.2
Figure 143: Upper bound on circuit size of the ASL circuit versus the GNR intercon-
nect width for various values of PGNR and TTX. 10% of the total gates are considered
to be dedicated as repeaters.
6.5 Conclusions
In this chapter, the circuit- and system-level analyses of the all-spin logic (ASL) are
presented. Due to spontaneous spin flipping occurring within the interconnect, spin
signal decays appreciably as it reaches the receiver electrode. If the spin current
reaching the receiver threshold is not sufficient to toggle the receiver, then spin re-
peaters must be inserted along the interconnect at a critical length to boost the spin
signal. One of the crucial findings of this chapter is that the relationship between
the critical interconnect length and material and design parameters of the ASL cir-
cuit is established. It is found that a degradation in the receiver sensitivity degrades
the critical interconnect length for all interconnect materials. It is shown that the
GNRs offer the best-case critical interconnect length amongst the various metallic
and semiconducting interconnects analyzed in this chapter.
In spin interconnects, repeaters may also be inserted to minimize the delay of the
circuit. In this case, the optimal repeater insertion frequency has been determined
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for various interconnect materials considering both full spin-torque assisted (STS)
and mixed-mode switching (MMS) schemes for the nanomagnet. It is found that
the interconnect length does not significantly change the ratio of optimal to critical
repeater-insertion frequency. An optimal value of the input electrical current to min-
imize the energy dissipation of the ASL circuit with both STS and MMS switching
modes is determined for various interconnect materials. It is found that the opti-
mal value of the electrical current is largely independent of the interconnect length.
This important finding can help circuit designers to choose a constant value of input
electrical current to yield minimum energy dissipation without having to tweak the
input electrical current with interconnect length. The energy-delay landscape of the
ASL circuit is found to exhibit a minimum energy point. This is in contrast to the
energy-delay landscape obtained for CMOS circuits.
A system-level analysis shows that the average performance and the average en-
ergy dissipation of the ASL circuit is far inferior to those of its CMOS counterparts,
especially when the STS mode of switching is considered. The MMS mode shows
a drastic improvement in these figures of merit for the ASL circuit. Nonetheless,
even in the MMS mode, the average performance and average energy dissipation of
the ASL circuit are inferior compared to those of the CMOS circuit. Amongst the
various interconnect materials analyzed, it is demonstrated that an ASL circuit with
graphene-based interconnects has the lowest circuit and system-level energy dissipa-
tion. Since the dominant component of the delay and energy dissipation in a spin
circuit comes from the nanomagnet, it is imperative that parallelism of computation
be in-built into the architecture of the spin circuit.
Another major limitation of spin-based circuits comes from the requirement of
spin repeaters. The fact that spin signal degrades as it is transported through long
channels necessitates the insertion of spin repeaters to boost the spin signal. In a
real circuit composed of many gates, it must be ensured that only a certain fraction
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of gates are dedicated as repeaters, while most gates are used towards implementing
useful functionality. Our simulations show that with a high spin filtering of electrons
at the nanomagnet-graphene interface and for less complex circuits having a lower
value of Rent’s exponent, the upper bound on the circuit size can be improved to
more than 1000 gates.
It must be noted that, in principle, designing a fully-optimized ASL circuit requires
a multi-variable optimization with respect to the nanomagnet material & dimensions,
interconnect material & dimensions, doping concentration for semiconducting inter-
connects, and the interface resistance-area product. Even though this is beyond the
scope of the present thesis, our research has demonstrated the major limitations of




This chapter concludes the dissertation by first reviewing the salient contributions of
the research work. Important insights and recommendations are also provided. This
is followed with a description of possible extensions of the work conducted here into
future endeavors.
7.1 Conclusion
The objective of this dissertation is to evaluate the opportunities, advantages, and
limits of interconnects in post-CMOS logic that can augment or eventually replace the
CMOS logic. Post-CMOS devices are envisaged on the idea of using state variables
other than electron charge to store and manipulate information. To this date, various
potential candidates have emerged as the state variable of the future. Some notewor-
thy examples include the electron charge, pseudospin in graphene, excitons, phonons,
domain walls, and photons. Amongst these state variables, electron spin is the most
studied with potential advantages in terms of its robustness and non-volatility. Since
electrons inherently possess both charge and spin, it is possible to conceive a logic
system where spin is used to enhance the functionality provided only by the electron
charge. The interconnections form an integral component of any logic system as they
provide the physical medium to carry information between the devices in the system.
Most research in post-CMOS logic is focused only on demonstrating theoretically or
experimentally novel logic devices with alternate state variables, while almost neg-
ligible research has been conducted on transport of novel state variables. To this
end, this research focusses primarily on developing physical models for transport of
novel state variables to evaluate the interconnect limits in future technology options.
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This is, in part, also motivated by the fact that electrical interconnects in the current
CMOS logic are a major bottleneck in gigascale integration. Interconnects add delay
in critical paths and also consume more than 50% of the total power dissipated in
a microprocessor. Hence, a thorough analysis of novel interconnects is imperative at
this time. To accomplish the research goal, five contributions have been identified:
1. Identifying transport mechanism for carrier transport in novel interconnects-
modeling delay and energy dissipation as a function of interconnect length;
concept of area scaling
2. Modeling transport parameters in metallic, semiconducting, and GNR intercon-
nects
3. Modeling spin-relaxation length in metallic, semiconducting, and GNR inter-
connects
4. Spin injection and transport efficiency in all-spin logic based on standard model
of spin injection
5. Circuit- and system-level analyses of all-spin logic: optimal spin-repeater inser-
tion frequency; upper bound on circuit size of ASL
In conclusion, 1) a mapping between the state variable and the possible transport
mechanism that can help to communicate information encoded in the state variable
is established. There are two major transport mechanisms that can be used in novel
interconnects: (i) particle-based (diffusion, drift, and ballistic) and (ii) wave-based
(spin waves and electromagnetic waves). The physical equations governing the parti-
cle/wave transport are presented. Simple mathematical expressions for evaluating the
delay and the energy dissipation of the novel interconnects are provided. The com-
pact physics-based models enable projection of interconnect performance for future
technology options. A vital contribution of Chapter I is provided by the concept of
226
area scaling. While it is demonstrated that interconnects in novel logic will continue
to be a major bottleneck with respect to performance and energy dissipation of the
novel logic, scaling the footprint of novel devices or using fewer gates to implement a
given function can help to shorten interconnect lengths between devices. This concept
termed as "area scaling" can be extremely useful to improve the performance of the
novel circuit while reducing the energy dissipated in interconnects.
2) Even though spin-based devices and circuits have been consistently gaining
popularity, there are no readily available compact models of spin-transport parame-
ters in materials that can serve as the channel or the interconnect for these spin-based
devices. Most theoretical studies assume constant values for spin-transport parame-
ters, whereas, in reality, these parameters vary significantly with channel dimensions,
size effects, temperature, and also with the dopant concentration for semiconducting
channels. Compact physics-based models of spin diffusivity, mobility, and material
resistivity have been obtained for metallic interconnects (copper and aluminum), semi-
conducting interconnects (silicon and gallium arsenide), and graphene nanoribbons
as a function of dimensional scaling in the presence of size effects. The models have
been calibrated exhaustively with the existing experimental data. The generic nature
of the models allows us to study/analyze spin-based devices, such as the all-spin logic
device.
3) Electrons tend to lose their spin orientation over time, which is characterized by
a time constant called the spin-relaxation time. The distance through which electrons
diffuse before losing spin orientation is called the spin-relaxation length. In reality,
both spin-relaxation time and length are highly dependent upon the cross-sectional
dimensions of the spin device and the presence of size effects. The key contribution
of this task is to provide compact physics-based models of spin relaxation time and
length in various materials such that the models can accurately capture the impact
of dimensional scaling of spin devices. The simple, compact nature of these models
227
enables us to embed them in developing CAD tools to analyze spin circuits. Amongst
the various materials studied, it is graphene nanoribbons that have the longest spin-
relaxation length, which is nearly independent of size effects. However, the spin-
relaxation length in graphene depends quite strongly on the nature of the spin-orbit
coupling of adatoms in the material. The spin-relaxation length of electrons in silicon
reduces with an increase in doping concentration. However, in the case of bulk gallium
arsenide that is non-degenerately doped, spin-relaxation length becomes independent of
doping concentration and saturates to 0.5 µm and varies as 1/T , where T is the lattice
temperature. Metals like Cu and Al have an exceptionally short spin-relaxation length
for interconnect applications. In addition, the dimensional scaling further degrades
the spin-relaxation length and limits it to approximately 100 nm for a 7.5 nm wide
channel.
4) The physical models developed in Tasks 2 and 3 are applied to evaluate the
efficiency of spin injection and transport (SITE) in a non-local spin-torque based
device, also called the all-spin logic device. The SITE captures the losses in the
spin signal encountered upon injection from a nanomagnet into the interconnect and
also the loss while transporting the signal through the interconnect. It is shown
conclusively that use of a tunnel barrier for the ASL geometry with either metallic or
semiconducting interconnects is important to increase the value of SITE. For device
applications, channels are relatively short and as such the SITE is only governed by
the injection efficiency. However, for interconnect applications, there is a significant
contribution to SITE that arises from losses generated while transporting the spin
signal through an interconnect whose length is longer than the spin-relaxation length.
For silicon interconnects, an optimal doping density is identified that maximizes the
SITE of the ASL device. The optimal doping density is found to depend upon the
length of the interconnect. However, the optimal doping density is less than 3×1018
cm−3 for lengths longer than 1 µm. In the case of GaAs interconnects, an increase
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in doping density leads to an increase in the value of SITE of the ASL device, and
no optimal doping density exists. In the case of graphene without any adatoms, the
spin-relaxation length is found to be independent of width and edge roughness and
is ≈ 18 µm as obtained in Task 3. Hence, in the case of ASL device with GNR
interconnects, SITE is largely governed only by the injection efficiency. It is found
that SITE improves with a reduction in the transmission coefficient at the interface,
which helps to improve the spin filtering of electrons.
5) An ASL circuit incorporating the nanomagnet dynamics is analyzed for full-spin
torque and mixed-mode switching schemes of the nanomagnet. The critical intercon-
nect length for repeater insertion is determined as a function of dimensional scaling
of the interconnect, size effects, and receiver sensitivity. The critical interconnect
length rapidly degrades with a drop in receiver sensitivity and becomes too short to
be useful for interconnect applications. As the delay of spin interconnects increases
quadratically with interconnect length, spin repeaters may also be inserted to mini-
mize the delay of the spin interconnect. The optimal repeater insertion frequency with
respect to the critical repeater insertion frequency is found to be relatively insensitive
to the interconnect length, and it is also insensitive to the receiver sensitivity when
the input electrical current is chosen such that it is less than 5× the spin-threshold
current of the receiver. Using physical models of nanomagnet and the interconnect
switching, the performance and the energy dissipation of the ASL circuit and the
CMOS circuit are compared at the 7.5 nm technology node. The ASL circuit with
GNR interconnects has the best-case performance and energy dissipation when the
mixed-mode switching of the nanomagnet is considered. The energy-delay landscape
of the ASL circuit is compared with that of the CMOS circuit. It is found that the
spin circuit, unlike the CMOS circuit, exhibits a minimum energy point in its energy-
delay landscape. At the system level, stochastic wire-length distribution models are
used to evaluate the average performance and energy dissipation of the ASL system
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as a function of the circuit size and complexity. An upper bound on the circuit size
of the ASL system is found as a function of material and design parameters in the
system by assuming that only a certain fraction of the total number of gates in the
system are dedicated as repeaters. It is shown that the maximum circuit size of the
ASL system is limited by the repeater-insertion requirements. For an ASL system
with GNR interconnects in which only 10% of the gates are dedicated as repeaters, the
upper bound on the circuit size can be as small as 100 gates. Unless circuits with lower
complexity or shorter interconnects are designed, it would be challenging to increase
the maximum circuit size of the ASL system. In this sense, parallelism of operation
may be the key to harnessing the potential of the spin logic.
The research conducted here is instrumental in pointing out the advantages, limits,
and challenges of the post-CMOS logic, in particular the spin-based logic.
7.2 Future Work
7.2.1 Incorporating electric-field effects in spin devices with semiconduct-
ing channels/interconnects
In semiconductors, the spin polarization is usually assumed to obey the same diffusion
equation as in metals. This equation is given as




This equation was discussed in Chapter V. However, this equation is valid only when
the electric field in the system is effectively screened. As such, this equation works
only in the case of metals. In the case of semiconductors, a more general form of the
equation is given as
∇2 (n↑ − n↓) +
eE
kBT




where (n↑ − n↓) is the difference in the concentration of up-spin and down-spin elec-
trons, Ls is the intrinsic spin-relaxation length of electrons (discussed in Chapter IV),
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and E is the electric field acting on the spin carriers. The central role of the elec-
tric field in semiconductors is that the spin motion will now be characterized using
two distinct spin-relaxation lengths: (i) up-stream spin-relaxation length, Lu and (ii)
down-stream spin-relaxation length, Ld. In principle, Lu can be much shorter than
Ls in the high-field regime. This fact can lead to significant difference in the injec-
tion and transport efficiency of electron spins through a semiconducting interconnect
on which an external electric field has been applied, such as the drift geometry (see








where µ and D are the charge mobility and diffusivity, respectively. The critical
electric field as a function of doping concentration in Si and GaAs is plotted in Figure
144. For electric fields greater then Ec, the drift term in Eq. (191) is more important
than the diffusive term and hence, neglecting electric-field effects in this regime is
not justified. The critical electric fields obtained for silicon and gallium arsenide in
Figure 144 are realistic electric fields under which the current spintronic devices are
expected to operate [243].
The up-stream and down-stream spin-relaxation lengths differ significantly from










































In Figure 145, the ratios Lu/Ls and Lu/Ld are plotted as a function of doping
concentration in both silicon and gallium arsenide for an electric field of 1000 V/cm.
This figure shows that there could be a significant variation in Lu and Ld relative to
the intrinsic Ls when an electric field is applied on the semiconducting interconnect.
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Figure 144: Critical electric field versus doping concentration in semiconducting in-
terconnects.
Hence, electric-field effects must be accounted for in semiconductors to study the spin
transport through semiconductors.
In semiconductors, the relationship between the splitting of the spin quasi-chemical
potentials of the up-spin and down-spin electrons is not linearly related to the concen-
tration of the up-spin and down-spin carriers. A general relationship between n↑/n↓

























where n◦↑ and n◦↓ are the equilibrium concentrations of up-spin and down-spin carriers,
respectively. As the relationship between the spin carrier concentration and the spin
quasi-chemical potential is non-linear, Eq. (191) cannot be simply converted into a
linear differential equation for the spin quasi-chemical potential; this is unlike the case
for metals where a linear relationship exists between the spin carrier concentrations
and the spin quasi-chemical potentials.
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Figure 145: Up-stream and down-stream spin-relaxation lengths versus doping con-
centration for silicon and gallium arsenide with an electric field of 1000 V/cm.
A Schottky barrier is also formed at the interface between the magnet and the
semiconductor in both diffusion and drift-based geometries of the spin logic. Trans-
port through the Schottky barrier is comprised of (i) thermionic emission, (ii) diffu-
sion, and (iii) tunneling currents. Hence, the conductance at the interface for up-spin
and down-spin carriers cannot be assumed independent of voltage and temperature.
The effects of band bending in the semiconductor channel along with an accurate
analysis of Schottky barrier will be instrumental in accurately capturing the spin
transport through spin-based devices using semiconducting channels and intercon-
nects.
7.2.2 Signal conversion
For relatively long interconnects, it might be more energy efficient to convert the spin
signal to an electrical signal. To identify the length beyond which signal conversion
is advantageous, the energy overhead for signal conversion needs to be modeled. The
circuit that can be used to estimate the conversion energy is shown in Figure 146.
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The information stored in the output magnet comes from the spin current from the
previous stage. The reference layer is pinned in a particular orientation. The combi-
nation of the reference layer, the tunnel barrier, and the output layer form a tunnel
magnetoresistance (TMR) device and its output can be converted to a digital signal
using a sense amplifier. The active and standby power in the senses amplifier and the












Figure 146: The LHS figure shows a tunnel magnetoresistance (TMR) device and an
NFET connected to it that can be used to read information available in the magneti-
zation of the output magnet. The circuit representation is shown in RHS figure. The
voltage VOUT is fed into a sense amplifier, which can digitize the information in VOUT
signal.
A first-level analysis of the energy consumed in converting the resistance of the






where E is the energy drawn from the supply source V2, i2 is the current drawn from
V2, and tf is the time duration for which the current is supplied by the source voltage.
The current i2 is given as




where i1 is the current through the NFET in Figure 146, i3 is the current through the
capacitor at the output node, and V(t) is the time-dependent voltage at the output
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node. If the NFET is assumed to be in the linear mode of operation, then the current
through the NFET is given as
i1 = k
￿V(t), (197)
where k ￿ depends upon the technology parameters (mobility and oxide capacitance)
and design parameter W/L (width-to-length ratio of the NFET). The current i3





















The pre-factor ζ dictates that the voltage is shut off after a time duration of tf such
that the final voltage never exactly reaches exactly 100% of the steady state value,
which would have taken infinite time because of the RC charging time constant at













7.2.3 Self consistent simulation of nanomagnets and interconnects
The phenomenological equation governing the nanomagnet dynamics is the modified
Landau-Lifschitz-Gilbert equation with the inclusion of the spin-torque term. In a
real circuit with several magnets and interconnects, the spin transport through the
interconnect and the dynamics of the nanomagnet are coupled together. This is
because the current passing through the circuit depends upon the direction of the
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nanomagnet magnetization, while the direction of the nanomagnet magnetization is
itself modified by the spin current injected into it. Therefore, this self consistency of
the problem must be addressed to accurately obtain the time dependent profiles of
the spin current in every region of the spin circuit.
7.2.4 SPICE macro models of spin circuits
Analyzing the time-dependent evolution of spin concentration and spin current in a
metallic or a semiconducting channel is the key towards designing a fully-optimized
hybrid spin/CMOS circuit. However, designing complete circuits composed of sev-
eral spintronic and electronic blocks on the same platform using mathematical tools
like MATLAB is a daunting challenge. Towards this end, it would be extremely
useful to represent spin circuits using SPICE macro models. These macro models
can later be used as a building block in a hierarchical simulation tool for analyzing
spintronic circuits and systems. The models will also provide a fast and easy way to
design and optimize various technology parameters for spintronic interconnects. The
models will also offer a better insight into spintronic interconnects as they represent
spintronic interconnects with electrical components that are more familiar for most
circuit designers.
Recently, SPICE macro models for the nanomagnet have been developed in [138].
The attractive feature of these models is that they can be easily combined with the
spin interconnect SPICE macro models to run a complete self consistent simulation
of nanomagnet and interconnect dynamics as outlined in the previous section. Us-
ing the SPICE macromodels, some basic, representative circuit blocks (adders and
multipliers) in spin logic can be simulated. Such simulations can provide important
insights regarding the size and complexity of spintronic logic blocks and the inter-
connect length beyond which conversion from spin domain to electrical domain is
beneficial. This task can utilize the results obtained in Sections 7.2.2 and 7.2.3.
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7.2.5 Novel architectures
With the exception of graphene-based spin logic, it has been shown that spin logic is
much slower and consumes much more energy when compared to its CMOS counter-
part. Hence, a promising architecture for spintronic systems must meet the following
requirements: (i) implement massive concurrency to mask the low computation and
communication speeds, (ii) Implement highly localized computation to avoid long in-
terconnects which require repeaters or spin-to-electrical signal convertors, and (iii)
take advantage of the non-volatile nature of spin-based devices. An example of such
an architecture is the array processor in which the arrays operate either in parallel
or in pipeline. Each processor is connected only to its nearest neighbor [118]. Array
processors with spin logic can be utilized towards specific applications such as ma-
trix manipulation, video filtering, data processing etc. [118]. A recent proposal on
using electron spin computation to implement non-Boolean, analog mode, majority
evaluation is the neuromorphic architecture using lateral spin valves [194]. This ar-
chitecture can be used for analog data sensing, data conversion, cognitive computing,
associative memory, and analog and digital signal processing.
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